Go to the source code of this file.
#define do_NCR5380_intr do_t128_intr |
#define NCR5380_abort t128_abort |
#define NCR5380_bus_reset t128_bus_reset |
#define NCR5380_intr t128_intr |
#define NCR5380_proc_info t128_proc_info |
#define NCR5380_queue_command t128_queue_command |
#define T128_PUBLIC_RELEASE 3 |
#define T_5380_OFFSET 0x1d00 /* 8 registers here, see NCR5380.h */ |
#define T_CONTROL_REG_OFFSET 0x1c00 /* rw */ |
#define T_CR_CT 0x02 /* Reset watchdog timer */ |
#define T_CR_INT 0x10 /* Enable interrupts */ |
#define T_DATA_REG_OFFSET 0x1e00 /* rw 512 bytes long */ |
#define T_RAM_OFFSET 0x1800 |
#define T_ST_BOOT 0x80 /* Boot switch */ |
#define T_ST_PS2 0x08 /* Set for Microchannel 228 */ |
#define T_ST_RDY 0x04 /* 5380 DRQ */ |
#define T_ST_S2 0x20 /* read 0 when switch is on, 1 off */ |
#define T_ST_S3 0x40 /* User settable switches, */ |
#define T_ST_TIM 0x02 /* indicates 40us watchdog timer fired */ |
#define T_ST_ZERO 0x01 /* Always zero */ |
#define T_STATUS_REG_OFFSET 0x1c20 /* ro */ |
#define TDEBUG_TRANSFER 0x2 |