Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
Data Structures | Macros | Enumerations | Variables
tehuti.h File Reference
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/netdevice.h>
#include <linux/etherdevice.h>
#include <linux/pci.h>
#include <linux/delay.h>
#include <linux/ethtool.h>
#include <linux/mii.h>
#include <linux/crc32.h>
#include <linux/uaccess.h>
#include <linux/in.h>
#include <linux/ip.h>
#include <linux/tcp.h>
#include <linux/sched.h>
#include <linux/tty.h>
#include <linux/if_vlan.h>
#include <linux/interrupt.h>
#include <linux/vmalloc.h>
#include <linux/firmware.h>
#include <asm/byteorder.h>
#include <linux/dma-mapping.h>
#include <linux/slab.h>

Go to the source code of this file.

Data Structures

struct  pci_nic
 
struct  fifo
 
struct  txf_fifo
 
struct  txd_fifo
 
struct  rxf_fifo
 
struct  rxd_fifo
 
struct  rx_map
 
struct  rxdb
 
union  bdx_dma_addr
 
struct  tx_map
 
struct  txdb
 
struct  bdx_stats
 
struct  bdx_priv
 
struct  rxf_desc
 
struct  rxd_desc
 
struct  pbl
 
struct  txd_desc
 

Macros

#define BDX_TSO
 
#define BDX_LLTX
 
#define BDX_DELAY_WPTR
 
#define BDX_DEF_MSG_ENABLE
 
#define BDX_OP_READ   1
 
#define BDX_OP_WRITE   2
 
#define BDX_COPYBREAK   257
 
#define DRIVER_AUTHOR   "Tehuti Networks(R)"
 
#define BDX_DRV_DESC   "Tehuti Networks(R) Network Driver"
 
#define BDX_DRV_NAME   "tehuti"
 
#define BDX_NIC_NAME   "Tehuti 10 Giga TOE SmartNIC"
 
#define BDX_NIC2PORT_NAME   "Tehuti 2-Port 10 Giga TOE SmartNIC"
 
#define BDX_DRV_VERSION   "7.29.3"
 
#define BDX_MSI_STRING   ""
 
#define BDX_NDEV_TXQ_LEN   3000
 
#define FIFO_SIZE   4096
 
#define FIFO_EXTRA_SPACE   1024
 
#define CPU_CHIP_SWAP32(x)   (x)
 
#define CPU_CHIP_SWAP16(x)   (x)
 
#define READ_REG(pp, reg)   readl(pp->pBdxRegs + reg)
 
#define WRITE_REG(pp, reg, val)   writel(val, pp->pBdxRegs + reg)
 
#define NET_IP_ALIGN   2
 
#define NETDEV_TX_OK   0
 
#define LUXOR_MAX_PORT   2
 
#define BDX_MAX_RX_DONE   150
 
#define BDX_TXF_DESC_SZ   16
 
#define BDX_MAX_TX_LEVEL   (priv->txd_fifo0.m.memsz - 16)
 
#define BDX_MIN_TX_LEVEL   256
 
#define BDX_NO_UPD_PACKETS   40
 
#define PCK_TH_MULT   128
 
#define INT_COAL_MULT   2
 
#define BITS_MASK(nbits)   ((1<<nbits)-1)
 
#define GET_BITS_SHIFT(x, nbits, nshift)   (((x)>>nshift)&BITS_MASK(nbits))
 
#define BITS_SHIFT_MASK(nbits, nshift)   (BITS_MASK(nbits)<<nshift)
 
#define BITS_SHIFT_VAL(x, nbits, nshift)   (((x)&BITS_MASK(nbits))<<nshift)
 
#define BITS_SHIFT_CLEAR(x, nbits, nshift)   ((x)&(~BITS_SHIFT_MASK(nbits, nshift)))
 
#define GET_INT_COAL(x)   GET_BITS_SHIFT(x, 15, 0)
 
#define GET_INT_COAL_RC(x)   GET_BITS_SHIFT(x, 1, 15)
 
#define GET_RXF_TH(x)   GET_BITS_SHIFT(x, 4, 16)
 
#define GET_PCK_TH(x)   GET_BITS_SHIFT(x, 4, 20)
 
#define INT_REG_VAL(coal, coal_rc, rxf_th, pck_th)   ((coal)|((coal_rc)<<15)|((rxf_th)<<16)|((pck_th)<<20))
 
#define GET_RXD_BC(x)   GET_BITS_SHIFT((x), 5, 0)
 
#define GET_RXD_RXFQ(x)   GET_BITS_SHIFT((x), 2, 8)
 
#define GET_RXD_TO(x)   GET_BITS_SHIFT((x), 1, 15)
 
#define GET_RXD_TYPE(x)   GET_BITS_SHIFT((x), 4, 16)
 
#define GET_RXD_ERR(x)   GET_BITS_SHIFT((x), 6, 21)
 
#define GET_RXD_RXP(x)   GET_BITS_SHIFT((x), 1, 27)
 
#define GET_RXD_PKT_ID(x)   GET_BITS_SHIFT((x), 3, 28)
 
#define GET_RXD_VTAG(x)   GET_BITS_SHIFT((x), 1, 31)
 
#define GET_RXD_VLAN_ID(x)   GET_BITS_SHIFT((x), 12, 0)
 
#define GET_RXD_VLAN_TCI(x)   GET_BITS_SHIFT((x), 16, 0)
 
#define GET_RXD_CFI(x)   GET_BITS_SHIFT((x), 1, 12)
 
#define GET_RXD_PRIO(x)   GET_BITS_SHIFT((x), 3, 13)
 
#define TXD_W1_VAL(bc, checksum, vtag, lgsnd, vlan_id)
 
#define BDX_REGS_SIZE   0x1000
 
#define regTXD_CFG1_0   0x4000
 
#define regRXF_CFG1_0   0x4010
 
#define regRXD_CFG1_0   0x4020
 
#define regTXF_CFG1_0   0x4030
 
#define regTXD_CFG0_0   0x4040
 
#define regRXF_CFG0_0   0x4050
 
#define regRXD_CFG0_0   0x4060
 
#define regTXF_CFG0_0   0x4070
 
#define regTXD_WPTR_0   0x4080
 
#define regRXF_WPTR_0   0x4090
 
#define regRXD_WPTR_0   0x40A0
 
#define regTXF_WPTR_0   0x40B0
 
#define regTXD_RPTR_0   0x40C0
 
#define regRXF_RPTR_0   0x40D0
 
#define regRXD_RPTR_0   0x40E0
 
#define regTXF_RPTR_0   0x40F0
 
#define regTXF_RPTR_3   0x40FC
 
#define FW_VER   0x5010
 
#define SROM_VER   0x5020
 
#define FPGA_VER   0x5030
 
#define FPGA_SEED   0x5040
 
#define regISR   regISR0
 
#define regISR0   0x5100
 
#define regIMR   regIMR0
 
#define regIMR0   0x5110
 
#define regRDINTCM0   0x5120
 
#define regRDINTCM2   0x5128
 
#define regTDINTCM0   0x5130
 
#define regISR_MSK0   0x5140
 
#define regINIT_SEMAPHORE   0x5170
 
#define regINIT_STATUS   0x5180
 
#define regMAC_LNK_STAT   0x0200
 
#define MAC_LINK_STAT   0x4 /* Link state */
 
#define regGMAC_RXF_A   0x1240
 
#define regUNC_MAC0_A   0x1250
 
#define regUNC_MAC1_A   0x1260
 
#define regUNC_MAC2_A   0x1270
 
#define regVLAN_0   0x1800
 
#define regMAX_FRAME_A   0x12C0
 
#define regRX_MAC_MCST0   0x1A80
 
#define regRX_MAC_MCST1   0x1A84
 
#define MAC_MCST_NUM   15
 
#define regRX_MCST_HASH0   0x1A00
 
#define MAC_MCST_HASH_NUM   8
 
#define regVPC   0x2300
 
#define regVIC   0x2320
 
#define regVGLB   0x2340
 
#define regCLKPLL   0x5000
 
#define regREVISION   0x6000
 
#define regSCRATCH   0x6004
 
#define regCTRLST   0x6008
 
#define regMAC_ADDR_0   0x600C
 
#define regMAC_ADDR_1   0x6010
 
#define regFRM_LENGTH   0x6014
 
#define regPAUSE_QUANT   0x6018
 
#define regRX_FIFO_SECTION   0x601C
 
#define regTX_FIFO_SECTION   0x6020
 
#define regRX_FULLNESS   0x6024
 
#define regTX_FULLNESS   0x6028
 
#define regHASHTABLE   0x602C
 
#define regMDIO_ST   0x6030
 
#define regMDIO_CTL   0x6034
 
#define regMDIO_DATA   0x6038
 
#define regMDIO_ADDR   0x603C
 
#define regRST_PORT   0x7000
 
#define regDIS_PORT   0x7010
 
#define regRST_QU   0x7020
 
#define regDIS_QU   0x7030
 
#define regCTRLST_TX_ENA   0x0001
 
#define regCTRLST_RX_ENA   0x0002
 
#define regCTRLST_PRM_ENA   0x0010
 
#define regCTRLST_PAD_ENA   0x0020
 
#define regCTRLST_BASE   (regCTRLST_PAD_ENA|regCTRLST_PRM_ENA)
 
#define regRX_FLT   0x1400
 
#define TX_RX_CFG1_BASE   0xffffffff /*0-31 */
 
#define TX_RX_CFG0_BASE   0xfffff000 /*31:12 */
 
#define TX_RX_CFG0_RSVD   0x0ffc /*11:2 */
 
#define TX_RX_CFG0_SIZE   0x0003 /*1:0 */
 
#define TXF_WPTR_WR_PTR   0x7ff8 /*14:3 */
 
#define TXF_RPTR_RD_PTR   0x7ff8 /*14:3 */
 
#define TXF_WPTR_MASK
 
#define IMR_INPROG   0x80000000 /*31 */
 
#define IR_LNKCHG1   0x10000000 /*28 */
 
#define IR_LNKCHG0   0x08000000 /*27 */
 
#define IR_GPIO   0x04000000 /*26 */
 
#define IR_RFRSH   0x02000000 /*25 */
 
#define IR_RSVD   0x01000000 /*24 */
 
#define IR_SWI   0x00800000 /*23 */
 
#define IR_RX_FREE_3   0x00400000 /*22 */
 
#define IR_RX_FREE_2   0x00200000 /*21 */
 
#define IR_RX_FREE_1   0x00100000 /*20 */
 
#define IR_RX_FREE_0   0x00080000 /*19 */
 
#define IR_TX_FREE_3   0x00040000 /*18 */
 
#define IR_TX_FREE_2   0x00020000 /*17 */
 
#define IR_TX_FREE_1   0x00010000 /*16 */
 
#define IR_TX_FREE_0   0x00008000 /*15 */
 
#define IR_RX_DESC_3   0x00004000 /*14 */
 
#define IR_RX_DESC_2   0x00002000 /*13 */
 
#define IR_RX_DESC_1   0x00001000 /*12 */
 
#define IR_RX_DESC_0   0x00000800 /*11 */
 
#define IR_PSE   0x00000400 /*10 */
 
#define IR_TMR3   0x00000200 /*9 */
 
#define IR_TMR2   0x00000100 /*8 */
 
#define IR_TMR1   0x00000080 /*7 */
 
#define IR_TMR0   0x00000040 /*6 */
 
#define IR_VNT   0x00000020 /*5 */
 
#define IR_RxFL   0x00000010 /*4 */
 
#define IR_SDPERR   0x00000008 /*3 */
 
#define IR_TR   0x00000004 /*2 */
 
#define IR_PCIE_LINK   0x00000002 /*1 */
 
#define IR_PCIE_TOUT   0x00000001 /*0 */
 
#define IR_EXTRA
 
#define IR_RUN   (IR_EXTRA | IR_RX_DESC_0 | IR_TX_FREE_0)
 
#define IR_ALL   0xfdfffff7
 
#define IR_LNKCHG0_ofst   27
 
#define GMAC_RX_FILTER_OSEN   0x1000 /* shared OS enable */
 
#define GMAC_RX_FILTER_TXFC   0x0400 /* Tx flow control */
 
#define GMAC_RX_FILTER_RSV0   0x0200 /* reserved */
 
#define GMAC_RX_FILTER_FDA   0x0100 /* filter out direct address */
 
#define GMAC_RX_FILTER_AOF   0x0080 /* accept over run */
 
#define GMAC_RX_FILTER_ACF   0x0040 /* accept control frames */
 
#define GMAC_RX_FILTER_ARUNT   0x0020 /* accept under run */
 
#define GMAC_RX_FILTER_ACRC   0x0010 /* accept crc error */
 
#define GMAC_RX_FILTER_AM   0x0008 /* accept multicast */
 
#define GMAC_RX_FILTER_AB   0x0004 /* accept broadcast */
 
#define GMAC_RX_FILTER_PRM   0x0001 /* [0:1] promiscuous mode */
 
#define MAX_FRAME_AB_VAL   0x3fff /* 13:0 */
 
#define CLKPLL_PLLLKD   0x0200 /*9 */
 
#define CLKPLL_RSTEND   0x0100 /*8 */
 
#define CLKPLL_SFTRST   0x0001 /*0 */
 
#define CLKPLL_LKD   (CLKPLL_PLLLKD|CLKPLL_RSTEND)
 
#define PCI_DEV_CTRL_REG   0x88
 
#define GET_DEV_CTRL_MAXPL(x)   GET_BITS_SHIFT(x, 3, 5)
 
#define GET_DEV_CTRL_MRRS(x)   GET_BITS_SHIFT(x, 3, 12)
 
#define PCI_LINK_STATUS_REG   0x92
 
#define GET_LINK_STATUS_LANES(x)   GET_BITS_SHIFT(x, 6, 4)
 
#define DBG2(fmt, args...)   pr_err("%s:%-5d: " fmt, __func__, __LINE__, ## args)
 
#define BDX_ASSERT(x)   BUG_ON(x)
 
#define ENTER   do { } while (0)
 
#define RET(args...)   return args
 
#define DBG(fmt, args...)
 

Enumerations

enum  { IRQ_INTX, IRQ_MSI, IRQ_MSIX }
 

Variables

struct txd_desc __packed
 

Macro Definition Documentation

#define BDX_ASSERT (   x)    BUG_ON(x)

Definition at line 533 of file tehuti.h.

#define BDX_COPYBREAK   257

Definition at line 58 of file tehuti.h.

#define BDX_DEF_MSG_ENABLE
Value:
NETIF_MSG_PROBE | \
NETIF_MSG_LINK)

Definition at line 49 of file tehuti.h.

#define BDX_DELAY_WPTR

Definition at line 41 of file tehuti.h.

#define BDX_DRV_DESC   "Tehuti Networks(R) Network Driver"

Definition at line 61 of file tehuti.h.

#define BDX_DRV_NAME   "tehuti"

Definition at line 62 of file tehuti.h.

#define BDX_DRV_VERSION   "7.29.3"

Definition at line 65 of file tehuti.h.

#define BDX_LLTX

Definition at line 40 of file tehuti.h.

#define BDX_MAX_RX_DONE   150

Definition at line 110 of file tehuti.h.

#define BDX_MAX_TX_LEVEL   (priv->txd_fifo0.m.memsz - 16)

Definition at line 112 of file tehuti.h.

#define BDX_MIN_TX_LEVEL   256

Definition at line 113 of file tehuti.h.

#define BDX_MSI_STRING   ""

Definition at line 70 of file tehuti.h.

#define BDX_NDEV_TXQ_LEN   3000

Definition at line 75 of file tehuti.h.

#define BDX_NIC2PORT_NAME   "Tehuti 2-Port 10 Giga TOE SmartNIC"

Definition at line 64 of file tehuti.h.

#define BDX_NIC_NAME   "Tehuti 10 Giga TOE SmartNIC"

Definition at line 63 of file tehuti.h.

#define BDX_NO_UPD_PACKETS   40

Definition at line 114 of file tehuti.h.

#define BDX_OP_READ   1

Definition at line 54 of file tehuti.h.

#define BDX_OP_WRITE   2

Definition at line 55 of file tehuti.h.

#define BDX_REGS_SIZE   0x1000

Definition at line 338 of file tehuti.h.

#define BDX_TSO

Definition at line 39 of file tehuti.h.

#define BDX_TXF_DESC_SZ   16

Definition at line 111 of file tehuti.h.

#define BITS_MASK (   nbits)    ((1<<nbits)-1)

Definition at line 128 of file tehuti.h.

#define BITS_SHIFT_CLEAR (   x,
  nbits,
  nshift 
)    ((x)&(~BITS_SHIFT_MASK(nbits, nshift)))

Definition at line 132 of file tehuti.h.

#define BITS_SHIFT_MASK (   nbits,
  nshift 
)    (BITS_MASK(nbits)<<nshift)

Definition at line 130 of file tehuti.h.

#define BITS_SHIFT_VAL (   x,
  nbits,
  nshift 
)    (((x)&BITS_MASK(nbits))<<nshift)

Definition at line 131 of file tehuti.h.

#define CLKPLL_LKD   (CLKPLL_PLLLKD|CLKPLL_RSTEND)

Definition at line 511 of file tehuti.h.

#define CLKPLL_PLLLKD   0x0200 /*9 */

Definition at line 507 of file tehuti.h.

#define CLKPLL_RSTEND   0x0100 /*8 */

Definition at line 508 of file tehuti.h.

#define CLKPLL_SFTRST   0x0001 /*0 */

Definition at line 509 of file tehuti.h.

#define CPU_CHIP_SWAP16 (   x)    (x)

Definition at line 95 of file tehuti.h.

#define CPU_CHIP_SWAP32 (   x)    (x)

Definition at line 94 of file tehuti.h.

#define DBG (   fmt,
  args... 
)
Value:
do { \
if (0) \
pr_err(fmt, ##args); \
} while (0)

Definition at line 553 of file tehuti.h.

#define DBG2 (   fmt,
  args... 
)    pr_err("%s:%-5d: " fmt, __func__, __LINE__, ## args)

Definition at line 530 of file tehuti.h.

#define DRIVER_AUTHOR   "Tehuti Networks(R)"

Definition at line 60 of file tehuti.h.

#define ENTER   do { } while (0)

Definition at line 551 of file tehuti.h.

#define FIFO_EXTRA_SPACE   1024

Definition at line 78 of file tehuti.h.

#define FIFO_SIZE   4096

Definition at line 77 of file tehuti.h.

#define FPGA_SEED   0x5040

Definition at line 363 of file tehuti.h.

#define FPGA_VER   0x5030

Definition at line 362 of file tehuti.h.

#define FW_VER   0x5010

Definition at line 360 of file tehuti.h.

#define GET_BITS_SHIFT (   x,
  nbits,
  nshift 
)    (((x)>>nshift)&BITS_MASK(nbits))

Definition at line 129 of file tehuti.h.

#define GET_DEV_CTRL_MAXPL (   x)    GET_BITS_SHIFT(x, 3, 5)

Definition at line 518 of file tehuti.h.

#define GET_DEV_CTRL_MRRS (   x)    GET_BITS_SHIFT(x, 3, 12)

Definition at line 519 of file tehuti.h.

#define GET_INT_COAL (   x)    GET_BITS_SHIFT(x, 15, 0)

Definition at line 135 of file tehuti.h.

#define GET_INT_COAL_RC (   x)    GET_BITS_SHIFT(x, 1, 15)

Definition at line 136 of file tehuti.h.

#define GET_LINK_STATUS_LANES (   x)    GET_BITS_SHIFT(x, 6, 4)

Definition at line 526 of file tehuti.h.

#define GET_PCK_TH (   x)    GET_BITS_SHIFT(x, 4, 20)

Definition at line 138 of file tehuti.h.

#define GET_RXD_BC (   x)    GET_BITS_SHIFT((x), 5, 0)

Definition at line 293 of file tehuti.h.

#define GET_RXD_CFI (   x)    GET_BITS_SHIFT((x), 1, 12)

Definition at line 303 of file tehuti.h.

#define GET_RXD_ERR (   x)    GET_BITS_SHIFT((x), 6, 21)

Definition at line 297 of file tehuti.h.

#define GET_RXD_PKT_ID (   x)    GET_BITS_SHIFT((x), 3, 28)

Definition at line 299 of file tehuti.h.

#define GET_RXD_PRIO (   x)    GET_BITS_SHIFT((x), 3, 13)

Definition at line 304 of file tehuti.h.

#define GET_RXD_RXFQ (   x)    GET_BITS_SHIFT((x), 2, 8)

Definition at line 294 of file tehuti.h.

#define GET_RXD_RXP (   x)    GET_BITS_SHIFT((x), 1, 27)

Definition at line 298 of file tehuti.h.

#define GET_RXD_TO (   x)    GET_BITS_SHIFT((x), 1, 15)

Definition at line 295 of file tehuti.h.

#define GET_RXD_TYPE (   x)    GET_BITS_SHIFT((x), 4, 16)

Definition at line 296 of file tehuti.h.

#define GET_RXD_VLAN_ID (   x)    GET_BITS_SHIFT((x), 12, 0)

Definition at line 301 of file tehuti.h.

#define GET_RXD_VLAN_TCI (   x)    GET_BITS_SHIFT((x), 16, 0)

Definition at line 302 of file tehuti.h.

#define GET_RXD_VTAG (   x)    GET_BITS_SHIFT((x), 1, 31)

Definition at line 300 of file tehuti.h.

#define GET_RXF_TH (   x)    GET_BITS_SHIFT(x, 4, 16)

Definition at line 137 of file tehuti.h.

#define GMAC_RX_FILTER_AB   0x0004 /* accept broadcast */

Definition at line 502 of file tehuti.h.

#define GMAC_RX_FILTER_ACF   0x0040 /* accept control frames */

Definition at line 498 of file tehuti.h.

#define GMAC_RX_FILTER_ACRC   0x0010 /* accept crc error */

Definition at line 500 of file tehuti.h.

#define GMAC_RX_FILTER_AM   0x0008 /* accept multicast */

Definition at line 501 of file tehuti.h.

#define GMAC_RX_FILTER_AOF   0x0080 /* accept over run */

Definition at line 497 of file tehuti.h.

#define GMAC_RX_FILTER_ARUNT   0x0020 /* accept under run */

Definition at line 499 of file tehuti.h.

#define GMAC_RX_FILTER_FDA   0x0100 /* filter out direct address */

Definition at line 496 of file tehuti.h.

#define GMAC_RX_FILTER_OSEN   0x1000 /* shared OS enable */

Definition at line 493 of file tehuti.h.

#define GMAC_RX_FILTER_PRM   0x0001 /* [0:1] promiscuous mode */

Definition at line 503 of file tehuti.h.

#define GMAC_RX_FILTER_RSV0   0x0200 /* reserved */

Definition at line 495 of file tehuti.h.

#define GMAC_RX_FILTER_TXFC   0x0400 /* Tx flow control */

Definition at line 494 of file tehuti.h.

#define IMR_INPROG   0x80000000 /*31 */

Definition at line 455 of file tehuti.h.

#define INT_COAL_MULT   2

Definition at line 126 of file tehuti.h.

#define INT_REG_VAL (   coal,
  coal_rc,
  rxf_th,
  pck_th 
)    ((coal)|((coal_rc)<<15)|((rxf_th)<<16)|((pck_th)<<20))

Definition at line 140 of file tehuti.h.

#define IR_ALL   0xfdfffff7

Definition at line 489 of file tehuti.h.

#define IR_EXTRA
Value:

Definition at line 486 of file tehuti.h.

#define IR_GPIO   0x04000000 /*26 */

Definition at line 458 of file tehuti.h.

#define IR_LNKCHG0   0x08000000 /*27 */

Definition at line 457 of file tehuti.h.

#define IR_LNKCHG0_ofst   27

Definition at line 491 of file tehuti.h.

#define IR_LNKCHG1   0x10000000 /*28 */

Definition at line 456 of file tehuti.h.

#define IR_PCIE_LINK   0x00000002 /*1 */

Definition at line 483 of file tehuti.h.

#define IR_PCIE_TOUT   0x00000001 /*0 */

Definition at line 484 of file tehuti.h.

#define IR_PSE   0x00000400 /*10 */

Definition at line 474 of file tehuti.h.

#define IR_RFRSH   0x02000000 /*25 */

Definition at line 459 of file tehuti.h.

#define IR_RSVD   0x01000000 /*24 */

Definition at line 460 of file tehuti.h.

#define IR_RUN   (IR_EXTRA | IR_RX_DESC_0 | IR_TX_FREE_0)

Definition at line 488 of file tehuti.h.

#define IR_RX_DESC_0   0x00000800 /*11 */

Definition at line 473 of file tehuti.h.

#define IR_RX_DESC_1   0x00001000 /*12 */

Definition at line 472 of file tehuti.h.

#define IR_RX_DESC_2   0x00002000 /*13 */

Definition at line 471 of file tehuti.h.

#define IR_RX_DESC_3   0x00004000 /*14 */

Definition at line 470 of file tehuti.h.

#define IR_RX_FREE_0   0x00080000 /*19 */

Definition at line 465 of file tehuti.h.

#define IR_RX_FREE_1   0x00100000 /*20 */

Definition at line 464 of file tehuti.h.

#define IR_RX_FREE_2   0x00200000 /*21 */

Definition at line 463 of file tehuti.h.

#define IR_RX_FREE_3   0x00400000 /*22 */

Definition at line 462 of file tehuti.h.

#define IR_RxFL   0x00000010 /*4 */

Definition at line 480 of file tehuti.h.

#define IR_SDPERR   0x00000008 /*3 */

Definition at line 481 of file tehuti.h.

#define IR_SWI   0x00800000 /*23 */

Definition at line 461 of file tehuti.h.

#define IR_TMR0   0x00000040 /*6 */

Definition at line 478 of file tehuti.h.

#define IR_TMR1   0x00000080 /*7 */

Definition at line 477 of file tehuti.h.

#define IR_TMR2   0x00000100 /*8 */

Definition at line 476 of file tehuti.h.

#define IR_TMR3   0x00000200 /*9 */

Definition at line 475 of file tehuti.h.

#define IR_TR   0x00000004 /*2 */

Definition at line 482 of file tehuti.h.

#define IR_TX_FREE_0   0x00008000 /*15 */

Definition at line 469 of file tehuti.h.

#define IR_TX_FREE_1   0x00010000 /*16 */

Definition at line 468 of file tehuti.h.

#define IR_TX_FREE_2   0x00020000 /*17 */

Definition at line 467 of file tehuti.h.

#define IR_TX_FREE_3   0x00040000 /*18 */

Definition at line 466 of file tehuti.h.

#define IR_VNT   0x00000020 /*5 */

Definition at line 479 of file tehuti.h.

#define LUXOR_MAX_PORT   2

Definition at line 109 of file tehuti.h.

#define MAC_LINK_STAT   0x4 /* Link state */

Definition at line 383 of file tehuti.h.

#define MAC_MCST_HASH_NUM   8

Definition at line 399 of file tehuti.h.

#define MAC_MCST_NUM   15

Definition at line 397 of file tehuti.h.

#define MAX_FRAME_AB_VAL   0x3fff /* 13:0 */

Definition at line 505 of file tehuti.h.

#define NET_IP_ALIGN   2

Definition at line 102 of file tehuti.h.

#define NETDEV_TX_OK   0

Definition at line 106 of file tehuti.h.

#define PCI_DEV_CTRL_REG   0x88

Definition at line 517 of file tehuti.h.

#define PCI_LINK_STATUS_REG   0x92

Definition at line 525 of file tehuti.h.

#define PCK_TH_MULT   128

Definition at line 125 of file tehuti.h.

#define READ_REG (   pp,
  reg 
)    readl(pp->pBdxRegs + reg)

Definition at line 98 of file tehuti.h.

#define regCLKPLL   0x5000

Definition at line 405 of file tehuti.h.

#define regCTRLST   0x6008

Definition at line 410 of file tehuti.h.

#define regCTRLST_BASE   (regCTRLST_PAD_ENA|regCTRLST_PRM_ENA)

Definition at line 435 of file tehuti.h.

#define regCTRLST_PAD_ENA   0x0020

Definition at line 433 of file tehuti.h.

#define regCTRLST_PRM_ENA   0x0010

Definition at line 432 of file tehuti.h.

#define regCTRLST_RX_ENA   0x0002

Definition at line 431 of file tehuti.h.

#define regCTRLST_TX_ENA   0x0001

Definition at line 430 of file tehuti.h.

#define regDIS_PORT   0x7010

Definition at line 426 of file tehuti.h.

#define regDIS_QU   0x7030

Definition at line 428 of file tehuti.h.

#define regFRM_LENGTH   0x6014

Definition at line 413 of file tehuti.h.

#define regGMAC_RXF_A   0x1240

Definition at line 385 of file tehuti.h.

#define regHASHTABLE   0x602C

Definition at line 419 of file tehuti.h.

#define regIMR   regIMR0

Definition at line 369 of file tehuti.h.

#define regIMR0   0x5110

Definition at line 370 of file tehuti.h.

#define regINIT_SEMAPHORE   0x5170

Definition at line 379 of file tehuti.h.

#define regINIT_STATUS   0x5180

Definition at line 380 of file tehuti.h.

#define regISR   regISR0

Definition at line 366 of file tehuti.h.

#define regISR0   0x5100

Definition at line 367 of file tehuti.h.

#define regISR_MSK0   0x5140

Definition at line 377 of file tehuti.h.

#define regMAC_ADDR_0   0x600C

Definition at line 411 of file tehuti.h.

#define regMAC_ADDR_1   0x6010

Definition at line 412 of file tehuti.h.

#define regMAC_LNK_STAT   0x0200

Definition at line 382 of file tehuti.h.

#define regMAX_FRAME_A   0x12C0

Definition at line 393 of file tehuti.h.

#define regMDIO_ADDR   0x603C

Definition at line 423 of file tehuti.h.

#define regMDIO_CTL   0x6034

Definition at line 421 of file tehuti.h.

#define regMDIO_DATA   0x6038

Definition at line 422 of file tehuti.h.

#define regMDIO_ST   0x6030

Definition at line 420 of file tehuti.h.

#define regPAUSE_QUANT   0x6018

Definition at line 414 of file tehuti.h.

#define regRDINTCM0   0x5120

Definition at line 372 of file tehuti.h.

#define regRDINTCM2   0x5128

Definition at line 373 of file tehuti.h.

#define regREVISION   0x6000

Definition at line 408 of file tehuti.h.

#define regRST_PORT   0x7000

Definition at line 425 of file tehuti.h.

#define regRST_QU   0x7020

Definition at line 427 of file tehuti.h.

#define regRX_FIFO_SECTION   0x601C

Definition at line 415 of file tehuti.h.

#define regRX_FLT   0x1400

Definition at line 437 of file tehuti.h.

#define regRX_FULLNESS   0x6024

Definition at line 417 of file tehuti.h.

#define regRX_MAC_MCST0   0x1A80

Definition at line 395 of file tehuti.h.

#define regRX_MAC_MCST1   0x1A84

Definition at line 396 of file tehuti.h.

#define regRX_MCST_HASH0   0x1A00

Definition at line 398 of file tehuti.h.

#define regRXD_CFG0_0   0x4060

Definition at line 347 of file tehuti.h.

#define regRXD_CFG1_0   0x4020

Definition at line 343 of file tehuti.h.

#define regRXD_RPTR_0   0x40E0

Definition at line 355 of file tehuti.h.

#define regRXD_WPTR_0   0x40A0

Definition at line 351 of file tehuti.h.

#define regRXF_CFG0_0   0x4050

Definition at line 346 of file tehuti.h.

#define regRXF_CFG1_0   0x4010

Definition at line 342 of file tehuti.h.

#define regRXF_RPTR_0   0x40D0

Definition at line 354 of file tehuti.h.

#define regRXF_WPTR_0   0x4090

Definition at line 350 of file tehuti.h.

#define regSCRATCH   0x6004

Definition at line 409 of file tehuti.h.

#define regTDINTCM0   0x5130

Definition at line 375 of file tehuti.h.

#define regTX_FIFO_SECTION   0x6020

Definition at line 416 of file tehuti.h.

#define regTX_FULLNESS   0x6028

Definition at line 418 of file tehuti.h.

#define regTXD_CFG0_0   0x4040

Definition at line 345 of file tehuti.h.

#define regTXD_CFG1_0   0x4000

Definition at line 341 of file tehuti.h.

#define regTXD_RPTR_0   0x40C0

Definition at line 353 of file tehuti.h.

#define regTXD_WPTR_0   0x4080

Definition at line 349 of file tehuti.h.

#define regTXF_CFG0_0   0x4070

Definition at line 348 of file tehuti.h.

#define regTXF_CFG1_0   0x4030

Definition at line 344 of file tehuti.h.

#define regTXF_RPTR_0   0x40F0

Definition at line 356 of file tehuti.h.

#define regTXF_RPTR_3   0x40FC

Definition at line 357 of file tehuti.h.

#define regTXF_WPTR_0   0x40B0

Definition at line 352 of file tehuti.h.

#define regUNC_MAC0_A   0x1250

Definition at line 387 of file tehuti.h.

#define regUNC_MAC1_A   0x1260

Definition at line 388 of file tehuti.h.

#define regUNC_MAC2_A   0x1270

Definition at line 389 of file tehuti.h.

#define regVGLB   0x2340

Definition at line 403 of file tehuti.h.

#define regVIC   0x2320

Definition at line 402 of file tehuti.h.

#define regVLAN_0   0x1800

Definition at line 391 of file tehuti.h.

#define regVPC   0x2300

Definition at line 401 of file tehuti.h.

#define RET (   args...)    return args

Definition at line 552 of file tehuti.h.

#define SROM_VER   0x5020

Definition at line 361 of file tehuti.h.

#define TX_RX_CFG0_BASE   0xfffff000 /*31:12 */

Definition at line 441 of file tehuti.h.

#define TX_RX_CFG0_RSVD   0x0ffc /*11:2 */

Definition at line 442 of file tehuti.h.

#define TX_RX_CFG0_SIZE   0x0003 /*1:0 */

Definition at line 443 of file tehuti.h.

#define TX_RX_CFG1_BASE   0xffffffff /*0-31 */

Definition at line 440 of file tehuti.h.

#define TXD_W1_VAL (   bc,
  checksum,
  vtag,
  lgsnd,
  vlan_id 
)
Value:
((bc) | ((checksum)<<5) | ((vtag)<<8) | \
((lgsnd)<<9) | (0x30000) | ((vlan_id)<<20))

Definition at line 324 of file tehuti.h.

#define TXF_RPTR_RD_PTR   0x7ff8 /*14:3 */

Definition at line 449 of file tehuti.h.

#define TXF_WPTR_MASK
Value:
0x7ff0 /* last 4 bits are dropped
* size is rounded to 16 */

Definition at line 451 of file tehuti.h.

#define TXF_WPTR_WR_PTR   0x7ff8 /*14:3 */

Definition at line 446 of file tehuti.h.

#define WRITE_REG (   pp,
  reg,
  val 
)    writel(val, pp->pBdxRegs + reg)

Definition at line 99 of file tehuti.h.

Enumeration Type Documentation

anonymous enum
Enumerator:
IRQ_INTX 
IRQ_MSI 
IRQ_MSIX 

Definition at line 123 of file tehuti.h.

Variable Documentation