|
Linux Kernel
3.7.1
|
#include <linux/types.h>Go to the source code of this file.
Data Structures | |
| struct | aha1740_chain |
| struct | ecb |
Macros | |
| #define | SLOTSIZE 0x5c |
| #define | HID0(base) (base + 0x0) |
| #define | HID1(base) (base + 0x1) |
| #define | HID2(base) (base + 0x2) |
| #define | HID3(base) (base + 0x3) |
| #define | EBCNTRL(base) (base + 0x4) |
| #define | PORTADR(base) (base + 0x40) |
| #define | BIOSADR(base) (base + 0x41) |
| #define | INTDEF(base) (base + 0x42) |
| #define | SCSIDEF(base) (base + 0x43) |
| #define | BUSDEF(base) (base + 0x44) |
| #define | RESV0(base) (base + 0x45) |
| #define | RESV1(base) (base + 0x46) |
| #define | RESV2(base) (base + 0x47) |
| #define | HID_MFG "ADP" |
| #define | HID_PRD 0 |
| #define | HID_REV 2 |
| #define | EBCNTRL_VALUE 1 |
| #define | PORTADDR_ENH 0x80 |
| #define | G2INTST(base) (base + 0x56) |
| #define | G2STAT(base) (base + 0x57) |
| #define | MBOXIN0(base) (base + 0x58) |
| #define | MBOXIN1(base) (base + 0x59) |
| #define | MBOXIN2(base) (base + 0x5a) |
| #define | MBOXIN3(base) (base + 0x5b) |
| #define | G2STAT2(base) (base + 0x5c) |
| #define | G2INTST_MASK 0xf0 /* isolate the status */ |
| #define | G2INTST_CCBGOOD 0x10 /* CCB Completed */ |
| #define | G2INTST_CCBRETRY 0x50 /* CCB Completed with a retry */ |
| #define | G2INTST_HARDFAIL 0x70 /* Adapter Hardware Failure */ |
| #define | G2INTST_CMDGOOD 0xa0 /* Immediate command success */ |
| #define | G2INTST_CCBERROR 0xc0 /* CCB Completed with error */ |
| #define | G2INTST_ASNEVENT 0xd0 /* Asynchronous Event Notification */ |
| #define | G2INTST_CMDERROR 0xe0 /* Immediate command error */ |
| #define | G2STAT_MBXOUT 4 /* Mailbox Out Empty Bit */ |
| #define | G2STAT_INTPEND 2 /* Interrupt Pending Bit */ |
| #define | G2STAT_BUSY 1 /* Busy Bit (attention pending) */ |
| #define | G2STAT2_READY 0 /* Host Ready Bit */ |
| #define | MBOXOUT0(base) (base + 0x50) |
| #define | MBOXOUT1(base) (base + 0x51) |
| #define | MBOXOUT2(base) (base + 0x52) |
| #define | MBOXOUT3(base) (base + 0x53) |
| #define | ATTN(base) (base + 0x54) |
| #define | G2CNTRL(base) (base + 0x55) |
| #define | ATTN_IMMED 0x10 /* Immediate Command */ |
| #define | ATTN_START 0x40 /* Start CCB */ |
| #define | ATTN_ABORT 0x50 /* Abort CCB */ |
| #define | G2CNTRL_HRST 0x80 /* Hard Reset */ |
| #define | G2CNTRL_IRST 0x40 /* Clear EISA Interrupt */ |
| #define | G2CNTRL_HRDY 0x20 /* Sets HOST ready */ |
| #define | any2scsi(up, p) |
| #define | scsi2int(up) ( (((long)*(up)) << 16) + (((long)(up)[1]) << 8) + ((long)(up)[2]) ) |
| #define | xany2scsi(up, p) |
| #define | xscsi2int(up) |
| #define | MAX_CDB 12 |
| #define | MAX_SENSE 14 |
| #define | MAX_STATUS 32 |
| #define | AHA1740CMD_NOP 0x00 /* No OP */ |
| #define | AHA1740CMD_INIT 0x01 /* Initiator SCSI Command */ |
| #define | AHA1740CMD_DIAG 0x05 /* Run Diagnostic Command */ |
| #define | AHA1740CMD_SCSI 0x06 /* Initialize SCSI */ |
| #define | AHA1740CMD_SENSE 0x08 /* Read Sense Information */ |
| #define | AHA1740CMD_DOWN 0x09 /* Download Firmware (yeah, I bet!) */ |
| #define | AHA1740CMD_RINQ 0x0a /* Read Host Adapter Inquiry Data */ |
| #define | AHA1740CMD_TARG 0x10 /* Target SCSI Command */ |
| #define | AHA1740_ECBS 32 |
| #define | AHA1740_SCATTER 16 |
| #define | AHA1740_CMDLUN 1 |
| #define AHA1740CMD_DOWN 0x09 /* Download Firmware (yeah, I bet!) */ |
| #define AHA1740CMD_RINQ 0x0a /* Read Host Adapter Inquiry Data */ |
| #define AHA1740CMD_SENSE 0x08 /* Read Sense Information */ |
| #define G2INTST_ASNEVENT 0xd0 /* Asynchronous Event Notification */ |
| #define G2INTST_CCBERROR 0xc0 /* CCB Completed with error */ |
| #define G2INTST_CCBRETRY 0x50 /* CCB Completed with a retry */ |
| #define G2INTST_CMDERROR 0xe0 /* Immediate command error */ |
| #define G2INTST_CMDGOOD 0xa0 /* Immediate command success */ |
| #define G2INTST_HARDFAIL 0x70 /* Adapter Hardware Failure */ |
1.8.2