|
Linux Kernel
3.7.1
|
#include <linux/init.h>#include <linux/kernel.h>#include <linux/io.h>#include <linux/sh_clk.h>#include <linux/clkdev.h>#include <mach/common.h>Go to the source code of this file.
Macros | |
| #define | FRQCRA IOMEM(0xe6150000) |
| #define | FRQCRB IOMEM(0xe6150004) |
| #define | FRQCRD IOMEM(0xe61500e4) |
| #define | VCLKCR1 IOMEM(0xe6150008) |
| #define | VCLKCR2 IOMEM(0xe615000C) |
| #define | VCLKCR3 IOMEM(0xe615001C) |
| #define | ZBCKCR IOMEM(0xe6150010) |
| #define | FLCKCR IOMEM(0xe6150014) |
| #define | SD0CKCR IOMEM(0xe6150074) |
| #define | SD1CKCR IOMEM(0xe6150078) |
| #define | SD2CKCR IOMEM(0xe615007C) |
| #define | FSIACKCR IOMEM(0xe6150018) |
| #define | FSIBCKCR IOMEM(0xe6150090) |
| #define | SUBCKCR IOMEM(0xe6150080) |
| #define | SPUACKCR IOMEM(0xe6150084) |
| #define | SPUVCKCR IOMEM(0xe6150094) |
| #define | MSUCKCR IOMEM(0xe6150088) |
| #define | HSICKCR IOMEM(0xe615008C) |
| #define | MFCK1CR IOMEM(0xe6150098) |
| #define | MFCK2CR IOMEM(0xe615009C) |
| #define | DSITCKCR IOMEM(0xe6150060) |
| #define | DSI0PCKCR IOMEM(0xe6150064) |
| #define | DSI1PCKCR IOMEM(0xe6150068) |
| #define | DSI0PHYCR 0xe615006C |
| #define | DSI1PHYCR 0xe6150070 |
| #define | PLLECR IOMEM(0xe61500d0) |
| #define | PLL0CR IOMEM(0xe61500d8) |
| #define | PLL1CR IOMEM(0xe6150028) |
| #define | PLL2CR IOMEM(0xe615002c) |
| #define | PLL3CR IOMEM(0xe61500dc) |
| #define | SMSTPCR0 IOMEM(0xe6150130) |
| #define | SMSTPCR1 IOMEM(0xe6150134) |
| #define | SMSTPCR2 IOMEM(0xe6150138) |
| #define | SMSTPCR3 IOMEM(0xe615013c) |
| #define | SMSTPCR4 IOMEM(0xe6150140) |
| #define | SMSTPCR5 IOMEM(0xe6150144) |
| #define | CKSCR IOMEM(0xe61500c0) |
| #define | DIV4(_reg, _bit, _mask, _flags) SH_CLK_DIV4(&pll1_clk, _reg, _bit, _mask, _flags) |
| #define | MSTP(_parent, _reg, _bit, _flags) SH_CLK_MSTP32(_parent, _reg, _bit, _flags) |
Enumerations | |
| enum | { DIV4_I, DIV4_ZG, DIV4_M3, DIV4_B, DIV4_M1, DIV4_M2, DIV4_Z, DIV4_ZTR, DIV4_ZT, DIV4_ZX, DIV4_HP, DIV4_NR } |
| enum | { DIV6_VCK1, DIV6_VCK2, DIV6_VCK3, DIV6_ZB1, DIV6_FLCTL, DIV6_SDHI0, DIV6_SDHI1, DIV6_SDHI2, DIV6_FSIA, DIV6_FSIB, DIV6_SUB, DIV6_SPUA, DIV6_SPUV, DIV6_MSU, DIV6_HSI, DIV6_MFG1, DIV6_MFG2, DIV6_DSIT, DIV6_DSI0P, DIV6_DSI1P, DIV6_NR } |
| enum | { MSTP001, MSTP129, MSTP128, MSTP127, MSTP126, MSTP125, MSTP118, MSTP116, MSTP100, MSTP219, MSTP218, MSTP217, MSTP207, MSTP206, MSTP204, MSTP203, MSTP202, MSTP201, MSTP200, MSTP331, MSTP329, MSTP328, MSTP325, MSTP323, MSTP322, MSTP314, MSTP313, MSTP312, MSTP311, MSTP303, MSTP302, MSTP301, MSTP300, MSTP411, MSTP410, MSTP403, MSTP_NR } |
Functions | |
| void __init | sh73a0_clock_init (void) |
Variables | |
| struct clk | sh73a0_extal1_clk |
| struct clk | sh73a0_extal2_clk |
| struct clk | sh73a0_extcki_clk |
| struct clk | sh73a0_extalr_clk |
| #define CKSCR IOMEM(0xe61500c0) |
Definition at line 62 of file clock-sh73a0.c.
| #define DIV4 | ( | _reg, | |
| _bit, | |||
| _mask, | |||
| _flags | |||
| ) | SH_CLK_DIV4(&pll1_clk, _reg, _bit, _mask, _flags) |
Definition at line 263 of file clock-sh73a0.c.
| #define DSI0PCKCR IOMEM(0xe6150064) |
Definition at line 47 of file clock-sh73a0.c.
| #define DSI0PHYCR 0xe615006C |
Definition at line 49 of file clock-sh73a0.c.
| #define DSI1PCKCR IOMEM(0xe6150068) |
Definition at line 48 of file clock-sh73a0.c.
| #define DSI1PHYCR 0xe6150070 |
Definition at line 50 of file clock-sh73a0.c.
| #define DSITCKCR IOMEM(0xe6150060) |
Definition at line 46 of file clock-sh73a0.c.
| #define FLCKCR IOMEM(0xe6150014) |
Definition at line 33 of file clock-sh73a0.c.
| #define FRQCRA IOMEM(0xe6150000) |
Definition at line 26 of file clock-sh73a0.c.
| #define FRQCRB IOMEM(0xe6150004) |
Definition at line 27 of file clock-sh73a0.c.
| #define FRQCRD IOMEM(0xe61500e4) |
Definition at line 28 of file clock-sh73a0.c.
| #define FSIACKCR IOMEM(0xe6150018) |
Definition at line 37 of file clock-sh73a0.c.
| #define FSIBCKCR IOMEM(0xe6150090) |
Definition at line 38 of file clock-sh73a0.c.
| #define HSICKCR IOMEM(0xe615008C) |
Definition at line 43 of file clock-sh73a0.c.
| #define MFCK1CR IOMEM(0xe6150098) |
Definition at line 44 of file clock-sh73a0.c.
| #define MFCK2CR IOMEM(0xe615009C) |
Definition at line 45 of file clock-sh73a0.c.
| #define MSTP | ( | _parent, | |
| _reg, | |||
| _bit, | |||
| _flags | |||
| ) | SH_CLK_MSTP32(_parent, _reg, _bit, _flags) |
Definition at line 486 of file clock-sh73a0.c.
| #define MSUCKCR IOMEM(0xe6150088) |
Definition at line 42 of file clock-sh73a0.c.
| #define PLL0CR IOMEM(0xe61500d8) |
Definition at line 52 of file clock-sh73a0.c.
| #define PLL1CR IOMEM(0xe6150028) |
Definition at line 53 of file clock-sh73a0.c.
| #define PLL2CR IOMEM(0xe615002c) |
Definition at line 54 of file clock-sh73a0.c.
| #define PLL3CR IOMEM(0xe61500dc) |
Definition at line 55 of file clock-sh73a0.c.
| #define PLLECR IOMEM(0xe61500d0) |
Definition at line 51 of file clock-sh73a0.c.
| #define SD0CKCR IOMEM(0xe6150074) |
Definition at line 34 of file clock-sh73a0.c.
| #define SD1CKCR IOMEM(0xe6150078) |
Definition at line 35 of file clock-sh73a0.c.
| #define SD2CKCR IOMEM(0xe615007C) |
Definition at line 36 of file clock-sh73a0.c.
| #define SMSTPCR0 IOMEM(0xe6150130) |
Definition at line 56 of file clock-sh73a0.c.
| #define SMSTPCR1 IOMEM(0xe6150134) |
Definition at line 57 of file clock-sh73a0.c.
| #define SMSTPCR2 IOMEM(0xe6150138) |
Definition at line 58 of file clock-sh73a0.c.
| #define SMSTPCR3 IOMEM(0xe615013c) |
Definition at line 59 of file clock-sh73a0.c.
| #define SMSTPCR4 IOMEM(0xe6150140) |
Definition at line 60 of file clock-sh73a0.c.
| #define SMSTPCR5 IOMEM(0xe6150144) |
Definition at line 61 of file clock-sh73a0.c.
| #define SPUACKCR IOMEM(0xe6150084) |
Definition at line 40 of file clock-sh73a0.c.
| #define SPUVCKCR IOMEM(0xe6150094) |
Definition at line 41 of file clock-sh73a0.c.
| #define SUBCKCR IOMEM(0xe6150080) |
Definition at line 39 of file clock-sh73a0.c.
| #define VCLKCR1 IOMEM(0xe6150008) |
Definition at line 29 of file clock-sh73a0.c.
| #define VCLKCR2 IOMEM(0xe615000C) |
Definition at line 30 of file clock-sh73a0.c.
| #define VCLKCR3 IOMEM(0xe615001C) |
Definition at line 31 of file clock-sh73a0.c.
| #define ZBCKCR IOMEM(0xe6150010) |
Definition at line 32 of file clock-sh73a0.c.
| anonymous enum |
| DIV4_I | |
| DIV4_ZG | |
| DIV4_M3 | |
| DIV4_B | |
| DIV4_M1 | |
| DIV4_M2 | |
| DIV4_Z | |
| DIV4_ZTR | |
| DIV4_ZT | |
| DIV4_ZX | |
| DIV4_HP | |
| DIV4_NR |
Definition at line 260 of file clock-sh73a0.c.
| anonymous enum |
Definition at line 280 of file clock-sh73a0.c.
| anonymous enum |
Definition at line 476 of file clock-sh73a0.c.
Definition at line 586 of file clock-sh73a0.c.
Definition at line 73 of file clock-sh73a0.c.
Definition at line 81 of file clock-sh73a0.c.
Definition at line 215 of file clock-sh73a0.c.
Definition at line 212 of file clock-sh73a0.c.
1.8.2