Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
clock-shx3.c
Go to the documentation of this file.
1 /*
2  * arch/sh/kernel/cpu/sh4/clock-shx3.c
3  *
4  * SH-X3 support for the clock framework
5  *
6  * Copyright (C) 2006-2007 Renesas Technology Corp.
7  * Copyright (C) 2006-2007 Renesas Solutions Corp.
8  * Copyright (C) 2006-2010 Paul Mundt
9  *
10  * This file is subject to the terms and conditions of the GNU General Public
11  * License. See the file "COPYING" in the main directory of this archive
12  * for more details.
13  */
14 #include <linux/init.h>
15 #include <linux/kernel.h>
16 #include <linux/io.h>
17 #include <linux/clkdev.h>
18 #include <asm/clock.h>
19 #include <asm/freq.h>
20 
21 /*
22  * Default rate for the root input clock, reset this with clk_set_rate()
23  * from the platform code.
24  */
25 static struct clk extal_clk = {
26  .rate = 16666666,
27 };
28 
29 static unsigned long pll_recalc(struct clk *clk)
30 {
31  /* PLL1 has a fixed x72 multiplier. */
32  return clk->parent->rate * 72;
33 }
34 
35 static struct sh_clk_ops pll_clk_ops = {
36  .recalc = pll_recalc,
37 };
38 
39 static struct clk pll_clk = {
40  .ops = &pll_clk_ops,
41  .parent = &extal_clk,
43 };
44 
45 static struct clk *clks[] = {
46  &extal_clk,
47  &pll_clk,
48 };
49 
50 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18,
51  24, 32, 36, 48 };
52 
53 static struct clk_div_mult_table div4_div_mult_table = {
54  .divisors = div2,
55  .nr_divisors = ARRAY_SIZE(div2),
56 };
57 
58 static struct clk_div4_table div4_table = {
59  .div_mult_table = &div4_div_mult_table,
60 };
61 
63 
64 #define DIV4(_bit, _mask, _flags) \
65  SH_CLK_DIV4(&pll_clk, FRQMR1, _bit, _mask, _flags)
66 
67 struct clk div4_clks[DIV4_NR] = {
68  [DIV4_P] = DIV4(0, 0x0f80, 0),
69  [DIV4_SHA] = DIV4(4, 0x0ff0, 0),
70  [DIV4_DDR] = DIV4(12, 0x000c, CLK_ENABLE_ON_INIT),
71  [DIV4_B] = DIV4(16, 0x0fe0, CLK_ENABLE_ON_INIT),
72  [DIV4_SH] = DIV4(20, 0x000c, CLK_ENABLE_ON_INIT),
73  [DIV4_I] = DIV4(28, 0x000e, CLK_ENABLE_ON_INIT),
74 };
75 
76 #define MSTPCR0 0xffc00030
77 #define MSTPCR1 0xffc00034
78 
83 
84 static struct clk mstp_clks[MSTP_NR] = {
85  /* MSTPCR0 */
86  [MSTP027] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 27, 0),
87  [MSTP026] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 26, 0),
88  [MSTP025] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 25, 0),
89  [MSTP024] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 24, 0),
90  [MSTP009] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 9, 0),
91  [MSTP008] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 8, 0),
92  [MSTP003] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 3, 0),
93  [MSTP002] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 2, 0),
94  [MSTP001] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 1, 0),
95  [MSTP000] = SH_CLK_MSTP32(&div4_clks[DIV4_P], MSTPCR0, 0, 0),
96 
97  /* MSTPCR1 */
98  [MSTP119] = SH_CLK_MSTP32(NULL, MSTPCR1, 19, 0),
99  [MSTP105] = SH_CLK_MSTP32(NULL, MSTPCR1, 5, 0),
100  [MSTP104] = SH_CLK_MSTP32(NULL, MSTPCR1, 4, 0),
101 };
102 
103 static struct clk_lookup lookups[] = {
104  /* main clocks */
105  CLKDEV_CON_ID("extal", &extal_clk),
106  CLKDEV_CON_ID("pll_clk", &pll_clk),
107 
108  /* DIV4 clocks */
109  CLKDEV_CON_ID("peripheral_clk", &div4_clks[DIV4_P]),
110  CLKDEV_CON_ID("shywaya_clk", &div4_clks[DIV4_SHA]),
111  CLKDEV_CON_ID("ddr_clk", &div4_clks[DIV4_DDR]),
112  CLKDEV_CON_ID("bus_clk", &div4_clks[DIV4_B]),
113  CLKDEV_CON_ID("shyway_clk", &div4_clks[DIV4_SH]),
114  CLKDEV_CON_ID("cpu_clk", &div4_clks[DIV4_I]),
115 
116  /* MSTP32 clocks */
117  CLKDEV_ICK_ID("sci_fck", "sh-sci.3", &mstp_clks[MSTP027]),
118  CLKDEV_ICK_ID("sci_fck", "sh-sci.2", &mstp_clks[MSTP026]),
119  CLKDEV_ICK_ID("sci_fck", "sh-sci.1", &mstp_clks[MSTP025]),
120  CLKDEV_ICK_ID("sci_fck", "sh-sci.0", &mstp_clks[MSTP024]),
121 
122  CLKDEV_CON_ID("h8ex_fck", &mstp_clks[MSTP003]),
123  CLKDEV_CON_ID("csm_fck", &mstp_clks[MSTP002]),
124  CLKDEV_CON_ID("fe1_fck", &mstp_clks[MSTP001]),
125  CLKDEV_CON_ID("fe0_fck", &mstp_clks[MSTP000]),
126 
127  CLKDEV_ICK_ID("tmu_fck", "sh_tmu.0", &mstp_clks[MSTP008]),
128  CLKDEV_ICK_ID("tmu_fck", "sh_tmu.1", &mstp_clks[MSTP008]),
129  CLKDEV_ICK_ID("tmu_fck", "sh_tmu.2", &mstp_clks[MSTP008]),
130  CLKDEV_ICK_ID("tmu_fck", "sh_tmu.3", &mstp_clks[MSTP009]),
131  CLKDEV_ICK_ID("tmu_fck", "sh_tmu.4", &mstp_clks[MSTP009]),
132  CLKDEV_ICK_ID("tmu_fck", "sh_tmu.5", &mstp_clks[MSTP009]),
133 
134  CLKDEV_CON_ID("hudi_fck", &mstp_clks[MSTP119]),
135  CLKDEV_CON_ID("dmac_11_6_fck", &mstp_clks[MSTP105]),
136  CLKDEV_CON_ID("dmac_5_0_fck", &mstp_clks[MSTP104]),
137 };
138 
140 {
141  int i, ret = 0;
142 
143  for (i = 0; i < ARRAY_SIZE(clks); i++)
144  ret |= clk_register(clks[i]);
145  for (i = 0; i < ARRAY_SIZE(lookups); i++)
146  clkdev_add(&lookups[i]);
147 
148  if (!ret)
149  ret = sh_clk_div4_register(div4_clks, ARRAY_SIZE(div4_clks),
150  &div4_table);
151  if (!ret)
152  ret = sh_clk_mstp_register(mstp_clks, MSTP_NR);
153 
154  return ret;
155 }