Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
Macros | Enumerations | Functions | Variables
clock-sh7372.c File Reference
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/io.h>
#include <linux/sh_clk.h>
#include <linux/clkdev.h>
#include <mach/common.h>

Go to the source code of this file.

Macros

#define FRQCRA   IOMEM(0xe6150000)
 
#define FRQCRB   IOMEM(0xe6150004)
 
#define FRQCRC   IOMEM(0xe61500e0)
 
#define FRQCRD   IOMEM(0xe61500e4)
 
#define VCLKCR1   IOMEM(0xe6150008)
 
#define VCLKCR2   IOMEM(0xe615000c)
 
#define VCLKCR3   IOMEM(0xe615001c)
 
#define FMSICKCR   IOMEM(0xe6150010)
 
#define FMSOCKCR   IOMEM(0xe6150014)
 
#define FSIACKCR   IOMEM(0xe6150018)
 
#define FSIBCKCR   IOMEM(0xe6150090)
 
#define SUBCKCR   IOMEM(0xe6150080)
 
#define SPUCKCR   IOMEM(0xe6150084)
 
#define VOUCKCR   IOMEM(0xe6150088)
 
#define HDMICKCR   IOMEM(0xe6150094)
 
#define DSITCKCR   IOMEM(0xe6150060)
 
#define DSI0PCKCR   IOMEM(0xe6150064)
 
#define DSI1PCKCR   IOMEM(0xe6150098)
 
#define PLLC01CR   IOMEM(0xe6150028)
 
#define PLLC2CR   IOMEM(0xe615002c)
 
#define RMSTPCR0   IOMEM(0xe6150110)
 
#define RMSTPCR1   IOMEM(0xe6150114)
 
#define RMSTPCR2   IOMEM(0xe6150118)
 
#define RMSTPCR3   IOMEM(0xe615011c)
 
#define RMSTPCR4   IOMEM(0xe6150120)
 
#define SMSTPCR0   IOMEM(0xe6150130)
 
#define SMSTPCR1   IOMEM(0xe6150134)
 
#define SMSTPCR2   IOMEM(0xe6150138)
 
#define SMSTPCR3   IOMEM(0xe615013c)
 
#define SMSTPCR4   IOMEM(0xe6150140)
 
#define FSIDIVA   0xFE1F8000
 
#define FSIDIVB   0xFE1F8008
 
#define DIV4(_reg, _bit, _mask, _flags)   SH_CLK_DIV4(&pllc1_clk, _reg, _bit, _mask, _flags)
 
#define MSTP(_parent, _reg, _bit, _flags)   SH_CLK_MSTP32(_parent, _reg, _bit, _flags)
 

Enumerations

enum  {
  DIV4_I, DIV4_ZG, DIV4_B, DIV4_M1,
  DIV4_CSIR, DIV4_ZTR, DIV4_ZT, DIV4_ZX,
  DIV4_HP, DIV4_ISPB, DIV4_S, DIV4_ZB,
  DIV4_ZB3, DIV4_CP, DIV4_DDRP, DIV4_NR
}
 
enum  {
  DIV6_VCK1, DIV6_VCK2, DIV6_VCK3, DIV6_FMSI,
  DIV6_FMSO, DIV6_SUB, DIV6_SPU, DIV6_VOU,
  DIV6_DSIT, DIV6_DSI0P, DIV6_DSI1P, DIV6_NR
}
 
enum  { DIV6_HDMI, DIV6_FSIA, DIV6_FSIB, DIV6_REPARENT_NR }
 
enum  {
  MSTP001, MSTP000, MSTP131, MSTP130,
  MSTP129, MSTP128, MSTP127, MSTP126,
  MSTP125, MSTP118, MSTP117, MSTP116,
  MSTP113, MSTP106, MSTP101, MSTP100,
  MSTP223, MSTP218, MSTP217, MSTP216,
  MSTP214, MSTP208, MSTP207, MSTP206,
  MSTP205, MSTP204, MSTP203, MSTP202,
  MSTP201, MSTP200, MSTP328, MSTP323,
  MSTP322, MSTP315, MSTP314, MSTP313,
  MSTP312, MSTP423, MSTP415, MSTP413,
  MSTP411, MSTP410, MSTP407, MSTP406,
  MSTP405, MSTP404, MSTP403, MSTP400,
  MSTP_NR
}
 

Functions

void __init sh7372_clock_init (void)
 

Variables

struct clk sh7372_dv_clki_clk
 
struct clk sh7372_extal1_clk
 
struct clk sh7372_extal2_clk
 
struct clk sh7372_dv_clki_div2_clk
 
struct clk sh7372_pllc2_clk
 
struct clk sh7372_fsiack_clk
 
struct clk sh7372_fsibck_clk
 
struct clk sh7372_fsidiva_clk
 
struct clk sh7372_fsidivb_clk
 

Macro Definition Documentation

#define DIV4 (   _reg,
  _bit,
  _mask,
  _flags 
)    SH_CLK_DIV4(&pllc1_clk, _reg, _bit, _mask, _flags)

Definition at line 349 of file clock-sh7372.c.

#define DSI0PCKCR   IOMEM(0xe6150064)

Definition at line 43 of file clock-sh7372.c.

#define DSI1PCKCR   IOMEM(0xe6150098)

Definition at line 44 of file clock-sh7372.c.

#define DSITCKCR   IOMEM(0xe6150060)

Definition at line 42 of file clock-sh7372.c.

#define FMSICKCR   IOMEM(0xe6150010)

Definition at line 34 of file clock-sh7372.c.

#define FMSOCKCR   IOMEM(0xe6150014)

Definition at line 35 of file clock-sh7372.c.

#define FRQCRA   IOMEM(0xe6150000)

Definition at line 27 of file clock-sh7372.c.

#define FRQCRB   IOMEM(0xe6150004)

Definition at line 28 of file clock-sh7372.c.

#define FRQCRC   IOMEM(0xe61500e0)

Definition at line 29 of file clock-sh7372.c.

#define FRQCRD   IOMEM(0xe61500e4)

Definition at line 30 of file clock-sh7372.c.

#define FSIACKCR   IOMEM(0xe6150018)

Definition at line 36 of file clock-sh7372.c.

#define FSIBCKCR   IOMEM(0xe6150090)

Definition at line 37 of file clock-sh7372.c.

#define FSIDIVA   0xFE1F8000

Definition at line 58 of file clock-sh7372.c.

#define FSIDIVB   0xFE1F8008

Definition at line 59 of file clock-sh7372.c.

#define HDMICKCR   IOMEM(0xe6150094)

Definition at line 41 of file clock-sh7372.c.

#define MSTP (   _parent,
  _reg,
  _bit,
  _flags 
)    SH_CLK_MSTP32(_parent, _reg, _bit, _flags)

Definition at line 519 of file clock-sh7372.c.

#define PLLC01CR   IOMEM(0xe6150028)

Definition at line 45 of file clock-sh7372.c.

#define PLLC2CR   IOMEM(0xe615002c)

Definition at line 46 of file clock-sh7372.c.

#define RMSTPCR0   IOMEM(0xe6150110)

Definition at line 47 of file clock-sh7372.c.

#define RMSTPCR1   IOMEM(0xe6150114)

Definition at line 48 of file clock-sh7372.c.

#define RMSTPCR2   IOMEM(0xe6150118)

Definition at line 49 of file clock-sh7372.c.

#define RMSTPCR3   IOMEM(0xe615011c)

Definition at line 50 of file clock-sh7372.c.

#define RMSTPCR4   IOMEM(0xe6150120)

Definition at line 51 of file clock-sh7372.c.

#define SMSTPCR0   IOMEM(0xe6150130)

Definition at line 52 of file clock-sh7372.c.

#define SMSTPCR1   IOMEM(0xe6150134)

Definition at line 53 of file clock-sh7372.c.

#define SMSTPCR2   IOMEM(0xe6150138)

Definition at line 54 of file clock-sh7372.c.

#define SMSTPCR3   IOMEM(0xe615013c)

Definition at line 55 of file clock-sh7372.c.

#define SMSTPCR4   IOMEM(0xe6150140)

Definition at line 56 of file clock-sh7372.c.

#define SPUCKCR   IOMEM(0xe6150084)

Definition at line 39 of file clock-sh7372.c.

#define SUBCKCR   IOMEM(0xe6150080)

Definition at line 38 of file clock-sh7372.c.

#define VCLKCR1   IOMEM(0xe6150008)

Definition at line 31 of file clock-sh7372.c.

#define VCLKCR2   IOMEM(0xe615000c)

Definition at line 32 of file clock-sh7372.c.

#define VCLKCR3   IOMEM(0xe615001c)

Definition at line 33 of file clock-sh7372.c.

#define VOUCKCR   IOMEM(0xe6150088)

Definition at line 40 of file clock-sh7372.c.

Enumeration Type Documentation

anonymous enum
Enumerator:
DIV4_I 
DIV4_ZG 
DIV4_B 
DIV4_M1 
DIV4_CSIR 
DIV4_ZTR 
DIV4_ZT 
DIV4_ZX 
DIV4_HP 
DIV4_ISPB 
DIV4_S 
DIV4_ZB 
DIV4_ZB3 
DIV4_CP 
DIV4_DDRP 
DIV4_NR 

Definition at line 344 of file clock-sh7372.c.

anonymous enum
Enumerator:
DIV6_VCK1 
DIV6_VCK2 
DIV6_VCK3 
DIV6_FMSI 
DIV6_FMSO 
DIV6_SUB 
DIV6_SPU 
DIV6_VOU 
DIV6_DSIT 
DIV6_DSI0P 
DIV6_DSI1P 
DIV6_NR 

Definition at line 370 of file clock-sh7372.c.

anonymous enum
Enumerator:
DIV6_HDMI 
DIV6_FSIA 
DIV6_FSIB 
DIV6_REPARENT_NR 

Definition at line 389 of file clock-sh7372.c.

anonymous enum
Enumerator:
MSTP001 
MSTP000 
MSTP131 
MSTP130 
MSTP129 
MSTP128 
MSTP127 
MSTP126 
MSTP125 
MSTP118 
MSTP117 
MSTP116 
MSTP113 
MSTP106 
MSTP101 
MSTP100 
MSTP223 
MSTP218 
MSTP217 
MSTP216 
MSTP214 
MSTP208 
MSTP207 
MSTP206 
MSTP205 
MSTP204 
MSTP203 
MSTP202 
MSTP201 
MSTP200 
MSTP328 
MSTP323 
MSTP322 
MSTP315 
MSTP314 
MSTP313 
MSTP312 
MSTP423 
MSTP415 
MSTP413 
MSTP411 
MSTP410 
MSTP407 
MSTP406 
MSTP405 
MSTP404 
MSTP403 
MSTP400 
MSTP_NR 

Definition at line 506 of file clock-sh7372.c.

Function Documentation

void __init sh7372_clock_init ( void  )

Definition at line 683 of file clock-sh7372.c.

Variable Documentation

struct clk sh7372_dv_clki_clk
Initial value:
= {
}

Definition at line 62 of file clock-sh7372.c.

struct clk sh7372_dv_clki_div2_clk
Initial value:
= {
.ops = &div2_clk_ops,
.parent = &sh7372_dv_clki_clk,
}

Definition at line 97 of file clock-sh7372.c.

struct clk sh7372_extal1_clk
Initial value:
= {
.rate = 26000000,
}

Definition at line 74 of file clock-sh7372.c.

struct clk sh7372_extal2_clk
Initial value:
= {
.rate = 48000000,
}

Definition at line 82 of file clock-sh7372.c.

struct clk sh7372_fsiack_clk
Initial value:
= {
}

Definition at line 298 of file clock-sh7372.c.

struct clk sh7372_fsibck_clk
Initial value:
= {
}

Definition at line 301 of file clock-sh7372.c.

struct clk sh7372_fsidiva_clk
Initial value:
= {
.ops = &fsidiv_clk_ops,
.parent = &div6_reparent_clks[DIV6_FSIA],
.mapping = &fsidiva_clk_mapping,
}

Definition at line 484 of file clock-sh7372.c.

struct clk sh7372_fsidivb_clk
Initial value:
= {
.ops = &fsidiv_clk_ops,
.parent = &div6_reparent_clks[DIV6_FSIB],
.mapping = &fsidivb_clk_mapping,
}

Definition at line 495 of file clock-sh7372.c.

struct clk sh7372_pllc2_clk
Initial value:
= {
.ops = &pllc2_clk_ops,
.parent = &extal1_div2_clk,
.freq_table = pllc2_freq_table,
.nr_freqs = ARRAY_SIZE(pllc2_freq_table) - 1,
.parent_table = pllc2_parent,
.parent_num = ARRAY_SIZE(pllc2_parent),
}

Definition at line 288 of file clock-sh7372.c.