Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
Macros
csr.h File Reference

Go to the source code of this file.

Macros

#define CSR_BASE   (0x000)
 
#define CSR_HW_IF_CONFIG_REG   (CSR_BASE+0x000) /* hardware interface config */
 
#define CSR_INT_COALESCING   (CSR_BASE+0x004) /* accum ints, 32-usec units */
 
#define CSR_INT   (CSR_BASE+0x008) /* host interrupt status/ack */
 
#define CSR_INT_MASK   (CSR_BASE+0x00c) /* host interrupt enable */
 
#define CSR_FH_INT_STATUS   (CSR_BASE+0x010) /* busmaster int status/ack */
 
#define CSR_GPIO_IN   (CSR_BASE+0x018) /* read external chip pins */
 
#define CSR_RESET   (CSR_BASE+0x020) /* busmaster enable, NMI, etc */
 
#define CSR_GP_CNTRL   (CSR_BASE+0x024)
 
#define CSR_INT_PERIODIC_REG   (CSR_BASE+0x005)
 
#define CSR_HW_REV   (CSR_BASE+0x028)
 
#define CSR_EEPROM_REG   (CSR_BASE+0x02c)
 
#define CSR_EEPROM_GP   (CSR_BASE+0x030)
 
#define CSR_GIO_REG   (CSR_BASE+0x03C)
 
#define CSR_GP_UCODE_REG   (CSR_BASE+0x048)
 
#define CSR_GP_DRIVER_REG   (CSR_BASE+0x050)
 
#define CSR_UCODE_DRV_GP1   (CSR_BASE+0x054)
 
#define CSR_UCODE_DRV_GP1_SET   (CSR_BASE+0x058)
 
#define CSR_UCODE_DRV_GP1_CLR   (CSR_BASE+0x05c)
 
#define CSR_UCODE_DRV_GP2   (CSR_BASE+0x060)
 
#define CSR_LED_REG   (CSR_BASE+0x094)
 
#define CSR_DRAM_INT_TBL_REG   (CSR_BASE+0x0A0)
 
#define CSR_GIO_CHICKEN_BITS   (CSR_BASE+0x100)
 
#define CSR_ANA_PLL_CFG   (CSR_BASE+0x20c)
 
#define CSR_HW_REV_WA_REG   (CSR_BASE+0x22C)
 
#define CSR_DBG_HPET_MEM_REG   (CSR_BASE+0x240)
 
#define CSR_DBG_LINK_PWR_MGMT_REG   (CSR_BASE+0x250)
 
#define CSR49_HW_IF_CONFIG_REG_BIT_4965_R   (0x00000010)
 
#define CSR_HW_IF_CONFIG_REG_MSK_BOARD_VER   (0x00000C00)
 
#define CSR_HW_IF_CONFIG_REG_BIT_MAC_SI   (0x00000100)
 
#define CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI   (0x00000200)
 
#define CSR39_HW_IF_CONFIG_REG_BIT_3945_MB   (0x00000100)
 
#define CSR39_HW_IF_CONFIG_REG_BIT_3945_MM   (0x00000200)
 
#define CSR39_HW_IF_CONFIG_REG_BIT_SKU_MRC   (0x00000400)
 
#define CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE   (0x00000800)
 
#define CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_A   (0x00000000)
 
#define CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_B   (0x00001000)
 
#define CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A   (0x00080000)
 
#define CSR_HW_IF_CONFIG_REG_BIT_EEPROM_OWN_SEM   (0x00200000)
 
#define CSR_HW_IF_CONFIG_REG_BIT_NIC_READY   (0x00400000) /* PCI_OWN_SEM */
 
#define CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE   (0x02000000) /* ME_OWN */
 
#define CSR_HW_IF_CONFIG_REG_PREPARE   (0x08000000) /* WAKE_ME */
 
#define CSR_INT_PERIODIC_DIS   (0x00) /* disable periodic int */
 
#define CSR_INT_PERIODIC_ENA   (0xFF) /* 255*32 usec ~ 8 msec */
 
#define CSR_INT_BIT_FH_RX   (1 << 31) /* Rx DMA, cmd responses, FH_INT[17:16] */
 
#define CSR_INT_BIT_HW_ERR   (1 << 29) /* DMA hardware error FH_INT[31] */
 
#define CSR_INT_BIT_RX_PERIODIC   (1 << 28) /* Rx periodic */
 
#define CSR_INT_BIT_FH_TX   (1 << 27) /* Tx DMA FH_INT[1:0] */
 
#define CSR_INT_BIT_SCD   (1 << 26) /* TXQ pointer advanced */
 
#define CSR_INT_BIT_SW_ERR   (1 << 25) /* uCode error */
 
#define CSR_INT_BIT_RF_KILL   (1 << 7) /* HW RFKILL switch GP_CNTRL[27] toggled */
 
#define CSR_INT_BIT_CT_KILL   (1 << 6) /* Critical temp (chip too hot) rfkill */
 
#define CSR_INT_BIT_SW_RX   (1 << 3) /* Rx, command responses, 3945 */
 
#define CSR_INT_BIT_WAKEUP   (1 << 1) /* NIC controller waking up (pwr mgmt) */
 
#define CSR_INT_BIT_ALIVE   (1 << 0) /* uCode interrupts once it initializes */
 
#define CSR_INI_SET_MASK
 
#define CSR_FH_INT_BIT_ERR   (1 << 31) /* Error */
 
#define CSR_FH_INT_BIT_HI_PRIOR   (1 << 30) /* High priority Rx, bypass coalescing */
 
#define CSR39_FH_INT_BIT_RX_CHNL2   (1 << 18) /* Rx channel 2 (3945 only) */
 
#define CSR_FH_INT_BIT_RX_CHNL1   (1 << 17) /* Rx channel 1 */
 
#define CSR_FH_INT_BIT_RX_CHNL0   (1 << 16) /* Rx channel 0 */
 
#define CSR39_FH_INT_BIT_TX_CHNL6   (1 << 6) /* Tx channel 6 (3945 only) */
 
#define CSR_FH_INT_BIT_TX_CHNL1   (1 << 1) /* Tx channel 1 */
 
#define CSR_FH_INT_BIT_TX_CHNL0   (1 << 0) /* Tx channel 0 */
 
#define CSR39_FH_INT_RX_MASK
 
#define CSR39_FH_INT_TX_MASK
 
#define CSR49_FH_INT_RX_MASK
 
#define CSR49_FH_INT_TX_MASK
 
#define CSR_GPIO_IN_BIT_AUX_POWER   (0x00000200)
 
#define CSR_GPIO_IN_VAL_VAUX_PWR_SRC   (0x00000000)
 
#define CSR_GPIO_IN_VAL_VMAIN_PWR_SRC   (0x00000200)
 
#define CSR_RESET_REG_FLAG_NEVO_RESET   (0x00000001)
 
#define CSR_RESET_REG_FLAG_FORCE_NMI   (0x00000002)
 
#define CSR_RESET_REG_FLAG_SW_RESET   (0x00000080)
 
#define CSR_RESET_REG_FLAG_MASTER_DISABLED   (0x00000100)
 
#define CSR_RESET_REG_FLAG_STOP_MASTER   (0x00000200)
 
#define CSR_RESET_LINK_PWR_MGMT_DISABLED   (0x80000000)
 
#define CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY   (0x00000001)
 
#define CSR_GP_CNTRL_REG_FLAG_INIT_DONE   (0x00000004)
 
#define CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ   (0x00000008)
 
#define CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP   (0x00000010)
 
#define CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN   (0x00000001)
 
#define CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE   (0x07000000)
 
#define CSR_GP_CNTRL_REG_FLAG_MAC_POWER_SAVE   (0x04000000)
 
#define CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW   (0x08000000)
 
#define CSR_EEPROM_REG_READ_VALID_MSK   (0x00000001)
 
#define CSR_EEPROM_REG_BIT_CMD   (0x00000002)
 
#define CSR_EEPROM_REG_MSK_ADDR   (0x0000FFFC)
 
#define CSR_EEPROM_REG_MSK_DATA   (0xFFFF0000)
 
#define CSR_EEPROM_GP_VALID_MSK   (0x00000007) /* signature */
 
#define CSR_EEPROM_GP_IF_OWNER_MSK   (0x00000180)
 
#define CSR_EEPROM_GP_GOOD_SIG_EEP_LESS_THAN_4K   (0x00000002)
 
#define CSR_EEPROM_GP_GOOD_SIG_EEP_MORE_THAN_4K   (0x00000004)
 
#define CSR_GP_REG_POWER_SAVE_STATUS_MSK   (0x03000000) /* bit 24/25 */
 
#define CSR_GP_REG_NO_POWER_SAVE   (0x00000000)
 
#define CSR_GP_REG_MAC_POWER_SAVE   (0x01000000)
 
#define CSR_GP_REG_PHY_POWER_SAVE   (0x02000000)
 
#define CSR_GP_REG_POWER_SAVE_ERROR   (0x03000000)
 
#define CSR_GIO_REG_VAL_L0S_ENABLED   (0x00000002)
 
#define CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP   (0x00000001)
 
#define CSR_UCODE_SW_BIT_RFKILL   (0x00000002)
 
#define CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED   (0x00000004)
 
#define CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT   (0x00000008)
 
#define CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX   (0x00800000)
 
#define CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER   (0x20000000)
 
#define CSR_LED_BSM_CTRL_MSK   (0xFFFFFFDF)
 
#define CSR_LED_REG_TRUN_ON   (0x78)
 
#define CSR_LED_REG_TRUN_OFF   (0x38)
 
#define CSR39_ANA_PLL_CFG_VAL   (0x01000000)
 
#define CSR_DBG_HPET_MEM_REG_VAL   (0xFFFF0000)
 
#define CSR_DRAM_INT_TBL_ENABLE   (1 << 31)
 
#define CSR_DRAM_INIT_TBL_WRAP_CHECK   (1 << 27)
 
#define HBUS_BASE   (0x400)
 
#define HBUS_TARG_MEM_RADDR   (HBUS_BASE+0x00c)
 
#define HBUS_TARG_MEM_WADDR   (HBUS_BASE+0x010)
 
#define HBUS_TARG_MEM_WDAT   (HBUS_BASE+0x018)
 
#define HBUS_TARG_MEM_RDAT   (HBUS_BASE+0x01c)
 
#define HBUS_TARG_MBX_C   (HBUS_BASE+0x030)
 
#define HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED   (0x00000004)
 
#define HBUS_TARG_PRPH_WADDR   (HBUS_BASE+0x044)
 
#define HBUS_TARG_PRPH_RADDR   (HBUS_BASE+0x048)
 
#define HBUS_TARG_PRPH_WDAT   (HBUS_BASE+0x04c)
 
#define HBUS_TARG_PRPH_RDAT   (HBUS_BASE+0x050)
 
#define HBUS_TARG_WRPTR   (HBUS_BASE+0x060)
 

Macro Definition Documentation

#define CSR39_ANA_PLL_CFG_VAL   (0x01000000)

Definition at line 352 of file csr.h.

#define CSR39_FH_INT_BIT_RX_CHNL2   (1 << 18) /* Rx channel 2 (3945 only) */

Definition at line 202 of file csr.h.

#define CSR39_FH_INT_BIT_TX_CHNL6   (1 << 6) /* Tx channel 6 (3945 only) */

Definition at line 205 of file csr.h.

#define CSR39_FH_INT_RX_MASK
Value:
CSR39_FH_INT_BIT_RX_CHNL2 | \
CSR_FH_INT_BIT_RX_CHNL1 | \
CSR_FH_INT_BIT_RX_CHNL0)

Definition at line 209 of file csr.h.

#define CSR39_FH_INT_TX_MASK
Value:
CSR_FH_INT_BIT_TX_CHNL1 | \
CSR_FH_INT_BIT_TX_CHNL0)

Definition at line 214 of file csr.h.

#define CSR39_HW_IF_CONFIG_REG_BIT_3945_MB   (0x00000100)

Definition at line 160 of file csr.h.

#define CSR39_HW_IF_CONFIG_REG_BIT_3945_MM   (0x00000200)

Definition at line 161 of file csr.h.

#define CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE   (0x00000800)

Definition at line 163 of file csr.h.

#define CSR39_HW_IF_CONFIG_REG_BIT_SKU_MRC   (0x00000400)

Definition at line 162 of file csr.h.

#define CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_A   (0x00000000)

Definition at line 164 of file csr.h.

#define CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_B   (0x00001000)

Definition at line 165 of file csr.h.

#define CSR49_FH_INT_RX_MASK
Value:
CSR_FH_INT_BIT_RX_CHNL1 | \
CSR_FH_INT_BIT_RX_CHNL0)

Definition at line 218 of file csr.h.

#define CSR49_FH_INT_TX_MASK
Value:
CSR_FH_INT_BIT_TX_CHNL0)

Definition at line 222 of file csr.h.

#define CSR49_HW_IF_CONFIG_REG_BIT_4965_R   (0x00000010)

Definition at line 155 of file csr.h.

#define CSR_ANA_PLL_CFG   (CSR_BASE+0x20c)

Definition at line 139 of file csr.h.

#define CSR_BASE   (0x000)

Definition at line 83 of file csr.h.

#define CSR_DBG_HPET_MEM_REG   (CSR_BASE+0x240)

Definition at line 151 of file csr.h.

#define CSR_DBG_HPET_MEM_REG_VAL   (0xFFFF0000)

Definition at line 355 of file csr.h.

#define CSR_DBG_LINK_PWR_MGMT_REG   (CSR_BASE+0x250)

Definition at line 152 of file csr.h.

#define CSR_DRAM_INIT_TBL_WRAP_CHECK   (1 << 27)

Definition at line 359 of file csr.h.

#define CSR_DRAM_INT_TBL_ENABLE   (1 << 31)

Definition at line 358 of file csr.h.

#define CSR_DRAM_INT_TBL_REG   (CSR_BASE+0x0A0)

Definition at line 133 of file csr.h.

#define CSR_EEPROM_GP   (CSR_BASE+0x030)

Definition at line 117 of file csr.h.

#define CSR_EEPROM_GP_GOOD_SIG_EEP_LESS_THAN_4K   (0x00000002)

Definition at line 296 of file csr.h.

#define CSR_EEPROM_GP_GOOD_SIG_EEP_MORE_THAN_4K   (0x00000004)

Definition at line 297 of file csr.h.

#define CSR_EEPROM_GP_IF_OWNER_MSK   (0x00000180)

Definition at line 295 of file csr.h.

#define CSR_EEPROM_GP_VALID_MSK   (0x00000007) /* signature */

Definition at line 294 of file csr.h.

#define CSR_EEPROM_REG   (CSR_BASE+0x02c)

Definition at line 116 of file csr.h.

#define CSR_EEPROM_REG_BIT_CMD   (0x00000002)

Definition at line 289 of file csr.h.

#define CSR_EEPROM_REG_MSK_ADDR   (0x0000FFFC)

Definition at line 290 of file csr.h.

#define CSR_EEPROM_REG_MSK_DATA   (0xFFFF0000)

Definition at line 291 of file csr.h.

#define CSR_EEPROM_REG_READ_VALID_MSK   (0x00000001)

Definition at line 288 of file csr.h.

#define CSR_FH_INT_BIT_ERR   (1 << 31) /* Error */

Definition at line 200 of file csr.h.

#define CSR_FH_INT_BIT_HI_PRIOR   (1 << 30) /* High priority Rx, bypass coalescing */

Definition at line 201 of file csr.h.

#define CSR_FH_INT_BIT_RX_CHNL0   (1 << 16) /* Rx channel 0 */

Definition at line 204 of file csr.h.

#define CSR_FH_INT_BIT_RX_CHNL1   (1 << 17) /* Rx channel 1 */

Definition at line 203 of file csr.h.

#define CSR_FH_INT_BIT_TX_CHNL0   (1 << 0) /* Tx channel 0 */

Definition at line 207 of file csr.h.

#define CSR_FH_INT_BIT_TX_CHNL1   (1 << 1) /* Tx channel 1 */

Definition at line 206 of file csr.h.

#define CSR_FH_INT_STATUS   (CSR_BASE+0x010) /* busmaster int status/ack */

Definition at line 89 of file csr.h.

#define CSR_GIO_CHICKEN_BITS   (CSR_BASE+0x100)

Definition at line 136 of file csr.h.

#define CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER   (0x20000000)

Definition at line 344 of file csr.h.

#define CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX   (0x00800000)

Definition at line 343 of file csr.h.

#define CSR_GIO_REG   (CSR_BASE+0x03C)

Definition at line 119 of file csr.h.

#define CSR_GIO_REG_VAL_L0S_ENABLED   (0x00000002)

Definition at line 307 of file csr.h.

#define CSR_GP_CNTRL   (CSR_BASE+0x024)

Definition at line 92 of file csr.h.

#define CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP   (0x00000010)

Definition at line 279 of file csr.h.

#define CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW   (0x08000000)

Definition at line 285 of file csr.h.

#define CSR_GP_CNTRL_REG_FLAG_INIT_DONE   (0x00000004)

Definition at line 277 of file csr.h.

#define CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ   (0x00000008)

Definition at line 278 of file csr.h.

#define CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY   (0x00000001)

Definition at line 276 of file csr.h.

#define CSR_GP_CNTRL_REG_FLAG_MAC_POWER_SAVE   (0x04000000)

Definition at line 284 of file csr.h.

#define CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE   (0x07000000)

Definition at line 283 of file csr.h.

#define CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN   (0x00000001)

Definition at line 281 of file csr.h.

#define CSR_GP_DRIVER_REG   (CSR_BASE+0x050)

Definition at line 121 of file csr.h.

#define CSR_GP_REG_MAC_POWER_SAVE   (0x01000000)

Definition at line 302 of file csr.h.

#define CSR_GP_REG_NO_POWER_SAVE   (0x00000000)

Definition at line 301 of file csr.h.

#define CSR_GP_REG_PHY_POWER_SAVE   (0x02000000)

Definition at line 303 of file csr.h.

#define CSR_GP_REG_POWER_SAVE_ERROR   (0x03000000)

Definition at line 304 of file csr.h.

#define CSR_GP_REG_POWER_SAVE_STATUS_MSK   (0x03000000) /* bit 24/25 */

Definition at line 300 of file csr.h.

#define CSR_GP_UCODE_REG   (CSR_BASE+0x048)

Definition at line 120 of file csr.h.

#define CSR_GPIO_IN   (CSR_BASE+0x018) /* read external chip pins */

Definition at line 90 of file csr.h.

#define CSR_GPIO_IN_BIT_AUX_POWER   (0x00000200)

Definition at line 226 of file csr.h.

#define CSR_GPIO_IN_VAL_VAUX_PWR_SRC   (0x00000000)

Definition at line 227 of file csr.h.

#define CSR_GPIO_IN_VAL_VMAIN_PWR_SRC   (0x00000200)

Definition at line 228 of file csr.h.

#define CSR_HW_IF_CONFIG_REG   (CSR_BASE+0x000) /* hardware interface config */

Definition at line 85 of file csr.h.

#define CSR_HW_IF_CONFIG_REG_BIT_EEPROM_OWN_SEM   (0x00200000)

Definition at line 168 of file csr.h.

#define CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A   (0x00080000)

Definition at line 167 of file csr.h.

#define CSR_HW_IF_CONFIG_REG_BIT_MAC_SI   (0x00000100)

Definition at line 157 of file csr.h.

#define CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE   (0x02000000) /* ME_OWN */

Definition at line 170 of file csr.h.

#define CSR_HW_IF_CONFIG_REG_BIT_NIC_READY   (0x00400000) /* PCI_OWN_SEM */

Definition at line 169 of file csr.h.

#define CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI   (0x00000200)

Definition at line 158 of file csr.h.

#define CSR_HW_IF_CONFIG_REG_MSK_BOARD_VER   (0x00000C00)

Definition at line 156 of file csr.h.

#define CSR_HW_IF_CONFIG_REG_PREPARE   (0x08000000) /* WAKE_ME */

Definition at line 171 of file csr.h.

#define CSR_HW_REV   (CSR_BASE+0x028)

Definition at line 108 of file csr.h.

#define CSR_HW_REV_WA_REG   (CSR_BASE+0x22C)

Definition at line 149 of file csr.h.

#define CSR_INI_SET_MASK
Value:
CSR_INT_BIT_HW_ERR | \
CSR_INT_BIT_FH_TX | \
CSR_INT_BIT_SW_ERR | \
CSR_INT_BIT_RF_KILL | \
CSR_INT_BIT_SW_RX | \
CSR_INT_BIT_WAKEUP | \
CSR_INT_BIT_ALIVE)

Definition at line 190 of file csr.h.

#define CSR_INT   (CSR_BASE+0x008) /* host interrupt status/ack */

Definition at line 87 of file csr.h.

#define CSR_INT_BIT_ALIVE   (1 << 0) /* uCode interrupts once it initializes */

Definition at line 188 of file csr.h.

#define CSR_INT_BIT_CT_KILL   (1 << 6) /* Critical temp (chip too hot) rfkill */

Definition at line 185 of file csr.h.

#define CSR_INT_BIT_FH_RX   (1 << 31) /* Rx DMA, cmd responses, FH_INT[17:16] */

Definition at line 178 of file csr.h.

#define CSR_INT_BIT_FH_TX   (1 << 27) /* Tx DMA FH_INT[1:0] */

Definition at line 181 of file csr.h.

#define CSR_INT_BIT_HW_ERR   (1 << 29) /* DMA hardware error FH_INT[31] */

Definition at line 179 of file csr.h.

#define CSR_INT_BIT_RF_KILL   (1 << 7) /* HW RFKILL switch GP_CNTRL[27] toggled */

Definition at line 184 of file csr.h.

#define CSR_INT_BIT_RX_PERIODIC   (1 << 28) /* Rx periodic */

Definition at line 180 of file csr.h.

#define CSR_INT_BIT_SCD   (1 << 26) /* TXQ pointer advanced */

Definition at line 182 of file csr.h.

#define CSR_INT_BIT_SW_ERR   (1 << 25) /* uCode error */

Definition at line 183 of file csr.h.

#define CSR_INT_BIT_SW_RX   (1 << 3) /* Rx, command responses, 3945 */

Definition at line 186 of file csr.h.

#define CSR_INT_BIT_WAKEUP   (1 << 1) /* NIC controller waking up (pwr mgmt) */

Definition at line 187 of file csr.h.

#define CSR_INT_COALESCING   (CSR_BASE+0x004) /* accum ints, 32-usec units */

Definition at line 86 of file csr.h.

#define CSR_INT_MASK   (CSR_BASE+0x00c) /* host interrupt enable */

Definition at line 88 of file csr.h.

#define CSR_INT_PERIODIC_DIS   (0x00) /* disable periodic int */

Definition at line 173 of file csr.h.

#define CSR_INT_PERIODIC_ENA   (0xFF) /* 255*32 usec ~ 8 msec */

Definition at line 174 of file csr.h.

#define CSR_INT_PERIODIC_REG   (CSR_BASE+0x005)

Definition at line 95 of file csr.h.

#define CSR_LED_BSM_CTRL_MSK   (0xFFFFFFDF)

Definition at line 347 of file csr.h.

#define CSR_LED_REG   (CSR_BASE+0x094)

Definition at line 132 of file csr.h.

#define CSR_LED_REG_TRUN_OFF   (0x38)

Definition at line 349 of file csr.h.

#define CSR_LED_REG_TRUN_ON   (0x78)

Definition at line 348 of file csr.h.

#define CSR_RESET   (CSR_BASE+0x020) /* busmaster enable, NMI, etc */

Definition at line 91 of file csr.h.

#define CSR_RESET_LINK_PWR_MGMT_DISABLED   (0x80000000)

Definition at line 236 of file csr.h.

#define CSR_RESET_REG_FLAG_FORCE_NMI   (0x00000002)

Definition at line 232 of file csr.h.

#define CSR_RESET_REG_FLAG_MASTER_DISABLED   (0x00000100)

Definition at line 234 of file csr.h.

#define CSR_RESET_REG_FLAG_NEVO_RESET   (0x00000001)

Definition at line 231 of file csr.h.

#define CSR_RESET_REG_FLAG_STOP_MASTER   (0x00000200)

Definition at line 235 of file csr.h.

#define CSR_RESET_REG_FLAG_SW_RESET   (0x00000080)

Definition at line 233 of file csr.h.

#define CSR_UCODE_DRV_GP1   (CSR_BASE+0x054)

Definition at line 127 of file csr.h.

#define CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED   (0x00000004)

Definition at line 339 of file csr.h.

#define CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP   (0x00000001)

Definition at line 337 of file csr.h.

#define CSR_UCODE_DRV_GP1_CLR   (CSR_BASE+0x05c)

Definition at line 129 of file csr.h.

#define CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT   (0x00000008)

Definition at line 340 of file csr.h.

#define CSR_UCODE_DRV_GP1_SET   (CSR_BASE+0x058)

Definition at line 128 of file csr.h.

#define CSR_UCODE_DRV_GP2   (CSR_BASE+0x060)

Definition at line 130 of file csr.h.

#define CSR_UCODE_SW_BIT_RFKILL   (0x00000002)

Definition at line 338 of file csr.h.

#define HBUS_BASE   (0x400)

Definition at line 377 of file csr.h.

#define HBUS_TARG_MBX_C   (HBUS_BASE+0x030)

Definition at line 394 of file csr.h.

#define HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED   (0x00000004)

Definition at line 395 of file csr.h.

#define HBUS_TARG_MEM_RADDR   (HBUS_BASE+0x00c)

Definition at line 388 of file csr.h.

#define HBUS_TARG_MEM_RDAT   (HBUS_BASE+0x01c)

Definition at line 391 of file csr.h.

#define HBUS_TARG_MEM_WADDR   (HBUS_BASE+0x010)

Definition at line 389 of file csr.h.

#define HBUS_TARG_MEM_WDAT   (HBUS_BASE+0x018)

Definition at line 390 of file csr.h.

#define HBUS_TARG_PRPH_RADDR   (HBUS_BASE+0x048)

Definition at line 406 of file csr.h.

#define HBUS_TARG_PRPH_RDAT   (HBUS_BASE+0x050)

Definition at line 408 of file csr.h.

#define HBUS_TARG_PRPH_WADDR   (HBUS_BASE+0x044)

Definition at line 405 of file csr.h.

#define HBUS_TARG_PRPH_WDAT   (HBUS_BASE+0x04c)

Definition at line 407 of file csr.h.

#define HBUS_TARG_WRPTR   (HBUS_BASE+0x060)

Definition at line 417 of file csr.h.