#include <linux/init.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/interrupt.h>
#include <linux/wait.h>
#include <linux/delay.h>
#include <sound/core.h>
#include <sound/pcm.h>
#include <sound/ac97_codec.h>
#include <sound/initval.h>
#include <sound/soc.h>
Go to the source code of this file.
#define AC97_READ_RETRY 5 |
Definition at line 69 of file hac.c.
#define AC97_WRITE_RETRY 1 |
Definition at line 68 of file hac.c.
#define ACR_DMARX16 (1 << 30) |
Definition at line 57 of file hac.c.
#define ACR_DMARX20 ((1 << 24) | (1 << 22)) |
Definition at line 60 of file hac.c.
#define ACR_DMATX16 (1 << 29) |
Definition at line 58 of file hac.c.
#define ACR_DMATX20 ((1 << 23) | (1 << 21)) |
Definition at line 61 of file hac.c.
#define ACR_TX12ATOM (1 << 26) |
Definition at line 59 of file hac.c.
#define CR_B9 (1 << 9) /* the mysterious "bit 9" */ |
Definition at line 45 of file hac.c.
#define CR_CDRT (1 << 11) /* cold reset */ |
Definition at line 43 of file hac.c.
#define CR_CR (1 << 15) /* "codec-ready" indicator */ |
Definition at line 42 of file hac.c.
Definition at line 46 of file hac.c.
#define CR_WMRT (1 << 10) /* warm reset */ |
Definition at line 44 of file hac.c.
#define CSAR_MASK (0x7f << CSAR_SHIFT) |
Definition at line 66 of file hac.c.
Definition at line 48 of file hac.c.
Definition at line 65 of file hac.c.
Definition at line 49 of file hac.c.
#define CSDR_MASK (0xffff << CSDR_SHIFT) |
Definition at line 64 of file hac.c.
Definition at line 63 of file hac.c.
Definition at line 40 of file hac.c.
Definition at line 31 of file hac.c.
Definition at line 32 of file hac.c.
Definition at line 33 of file hac.c.
Definition at line 34 of file hac.c.
Definition at line 35 of file hac.c.
#define HACREG |
( |
|
reg | ) |
(*(unsigned long *)(hac->mmio + (reg))) |
Definition at line 96 of file hac.c.
Definition at line 38 of file hac.c.
Definition at line 39 of file hac.c.
Definition at line 36 of file hac.c.
Definition at line 37 of file hac.c.
#define RSR_STARY (1 << 22) |
Definition at line 54 of file hac.c.
#define RSR_STDRY (1 << 21) |
Definition at line 55 of file hac.c.
#define TMO_E1 500 /* 21 < E1 < 1000 */ |
Definition at line 72 of file hac.c.
#define TMO_E2 13 /* 13 < E2 */ |
Definition at line 73 of file hac.c.
#define TMO_E3 21 /* 21 < E3 */ |
Definition at line 74 of file hac.c.
#define TMO_E4 500 /* 21 < E4 < 1000 */ |
Definition at line 75 of file hac.c.
#define TSR_CMDAMT (1 << 31) |
Definition at line 51 of file hac.c.
#define TSR_CMDDMT (1 << 30) |
Definition at line 52 of file hac.c.
module_platform_driver |
( |
hac_pcm_driver |
| ) |
|
Initial value:= {
.read = hac_ac97_read,
.write = hac_ac97_write,
.reset = hac_ac97_coldrst,
.warm_reset = hac_ac97_warmrst,
}
Definition at line 230 of file hac.c.