|
#define | DO_SAVE_MIN IA64_NATIVE_DO_SAVE_MIN |
|
#define | __paravirt_switch_to ia64_native_switch_to |
|
#define | __paravirt_leave_syscall ia64_native_leave_syscall |
|
#define | __paravirt_work_processed_syscall ia64_native_work_processed_syscall |
|
#define | __paravirt_leave_kernel ia64_native_leave_kernel |
|
#define | __paravirt_pending_syscall_end ia64_work_pending_syscall_end |
|
#define | __paravirt_work_processed_syscall_target ia64_work_processed_syscall |
|
#define | paravirt_fsyscall_table ia64_native_fsyscall_table |
|
#define | paravirt_fsys_bubble_down ia64_native_fsys_bubble_down |
|
#define | CLOBBER(clob) /* nothing */ |
|
#define | CLOBBER_PRED(pred_clob) /* nothing */ |
|
#define | MOV_FROM_IFA(reg) mov reg = cr.ifa |
|
#define | MOV_FROM_ITIR(reg) mov reg = cr.itir |
|
#define | MOV_FROM_ISR(reg) mov reg = cr.isr |
|
#define | MOV_FROM_IHA(reg) mov reg = cr.iha |
|
#define | MOV_FROM_IPSR(pred, reg) (pred) mov reg = cr.ipsr |
|
#define | MOV_FROM_IIM(reg) mov reg = cr.iim |
|
#define | MOV_FROM_IIP(reg) mov reg = cr.iip |
|
#define | MOV_FROM_IVR(reg, clob) |
|
#define | MOV_FROM_PSR(pred, reg, clob) |
|
#define | MOV_FROM_ITC(pred, pred_clob, reg, clob) |
|
#define | MOV_TO_IFA(reg, clob) |
|
#define | MOV_TO_ITIR(pred, reg, clob) |
|
#define | MOV_TO_IHA(pred, reg, clob) |
|
#define | MOV_TO_IPSR(pred, reg, clob) |
|
#define | MOV_TO_IFS(pred, reg, clob) |
|
#define | MOV_TO_IIP(reg, clob) |
|
#define | MOV_TO_KR(kr, reg, clob0, clob1) |
|
#define | ITC_I(pred, reg, clob) |
|
#define | ITC_D(pred, reg, clob) |
|
#define | ITC_I_AND_D(pred_i, pred_d, reg, clob) |
|
#define | THASH(pred, reg0, reg1, clob) |
|
#define | SSM_PSR_IC_AND_DEFAULT_BITS_AND_SRLZ_I(clob0, clob1) |
|
#define | SSM_PSR_IC_AND_SRLZ_D(clob0, clob1) |
|
#define | RSM_PSR_IC(clob) |
|
#define | SSM_PSR_I(pred, pred_clob, clob) |
|
#define | RSM_PSR_I(pred, clob0, clob1) |
|
#define | RSM_PSR_I_IC(clob0, clob1, clob2) |
|
#define | RSM_PSR_DT rsm psr.dt |
|
#define | RSM_PSR_BE_I(clob0, clob1) |
|
#define | SSM_PSR_DT_AND_SRLZ_I |
|
#define | BSW_0(clob0, clob1, clob2) |
|
#define | BSW_1(clob0, clob1) |
|
#define | COVER cover |
|
#define | RFI rfi |
|