Linux Kernel
3.7.1
|
Go to the source code of this file.
Macros | |
#define | KS8695_LAN_OFFSET (0xF0000 + 0x8000) |
#define | KS8695_LAN_VA (KS8695_IO_VA + KS8695_LAN_OFFSET) |
#define | KS8695_LAN_PA (KS8695_IO_PA + KS8695_LAN_OFFSET) |
#define | KS8695_LMDTXC (0x00) /* DMA Transmit Control */ |
#define | KS8695_LMDRXC (0x04) /* DMA Receive Control */ |
#define | KS8695_LMDTSC (0x08) /* DMA Transmit Start Command */ |
#define | KS8695_LMDRSC (0x0c) /* DMA Receive Start Command */ |
#define | KS8695_LTDLB (0x10) /* Transmit Descriptor List Base Address */ |
#define | KS8695_LRDLB (0x14) /* Receive Descriptor List Base Address */ |
#define | KS8695_LMAL (0x18) /* MAC Station Address Low */ |
#define | KS8695_LMAH (0x1c) /* MAC Station Address High */ |
#define | KS8695_LMAAL(n) (0x80 + ((n)*8)) /* MAC Additional Station Address (0..15) Low */ |
#define | KS8695_LMAAH(n) (0x84 + ((n)*8)) /* MAC Additional Station Address (0..15) High */ |
#define | LMDTXC_LMTRST (1 << 31) /* Soft Reset */ |
#define | LMDTXC_LMTBS (0x3f << 24) /* Transmit Burst Size */ |
#define | LMDTXC_LMTUCG (1 << 18) /* Transmit UDP Checksum Generate */ |
#define | LMDTXC_LMTTCG (1 << 17) /* Transmit TCP Checksum Generate */ |
#define | LMDTXC_LMTICG (1 << 16) /* Transmit IP Checksum Generate */ |
#define | LMDTXC_LMTFCE (1 << 9) /* Transmit Flow Control Enable */ |
#define | LMDTXC_LMTLB (1 << 8) /* Loopback mode */ |
#define | LMDTXC_LMTEP (1 << 2) /* Transmit Enable Padding */ |
#define | LMDTXC_LMTAC (1 << 1) /* Transmit Add CRC */ |
#define | LMDTXC_LMTE (1 << 0) /* TX Enable */ |
#define | LMDRXC_LMRBS (0x3f << 24) /* Receive Burst Size */ |
#define | LMDRXC_LMRUCC (1 << 18) /* Receive UDP Checksum check */ |
#define | LMDRXC_LMRTCG (1 << 17) /* Receive TCP Checksum check */ |
#define | LMDRXC_LMRICG (1 << 16) /* Receive IP Checksum check */ |
#define | LMDRXC_LMRFCE (1 << 9) /* Receive Flow Control Enable */ |
#define | LMDRXC_LMRB (1 << 6) /* Receive Broadcast */ |
#define | LMDRXC_LMRM (1 << 5) /* Receive Multicast */ |
#define | LMDRXC_LMRU (1 << 4) /* Receive Unicast */ |
#define | LMDRXC_LMRERR (1 << 3) /* Receive Error Frame */ |
#define | LMDRXC_LMRA (1 << 2) /* Receive All */ |
#define | LMDRXC_LMRE (1 << 1) /* RX Enable */ |
#define | LMAAH_E (1 << 31) /* Address Enabled */ |
#define KS8695_LAN_OFFSET (0xF0000 + 0x8000) |
Definition at line 16 of file regs-lan.h.
#define KS8695_LAN_PA (KS8695_IO_PA + KS8695_LAN_OFFSET) |
Definition at line 18 of file regs-lan.h.
#define KS8695_LAN_VA (KS8695_IO_VA + KS8695_LAN_OFFSET) |
Definition at line 17 of file regs-lan.h.
#define KS8695_LMAAH | ( | n | ) | (0x84 + ((n)*8)) /* MAC Additional Station Address (0..15) High */ |
Definition at line 33 of file regs-lan.h.
#define KS8695_LMAAL | ( | n | ) | (0x80 + ((n)*8)) /* MAC Additional Station Address (0..15) Low */ |
Definition at line 32 of file regs-lan.h.
#define KS8695_LMAH (0x1c) /* MAC Station Address High */ |
Definition at line 31 of file regs-lan.h.
#define KS8695_LMAL (0x18) /* MAC Station Address Low */ |
Definition at line 30 of file regs-lan.h.
#define KS8695_LMDRSC (0x0c) /* DMA Receive Start Command */ |
Definition at line 27 of file regs-lan.h.
#define KS8695_LMDRXC (0x04) /* DMA Receive Control */ |
Definition at line 25 of file regs-lan.h.
#define KS8695_LMDTSC (0x08) /* DMA Transmit Start Command */ |
Definition at line 26 of file regs-lan.h.
#define KS8695_LMDTXC (0x00) /* DMA Transmit Control */ |
Definition at line 24 of file regs-lan.h.
#define KS8695_LRDLB (0x14) /* Receive Descriptor List Base Address */ |
Definition at line 29 of file regs-lan.h.
#define KS8695_LTDLB (0x10) /* Transmit Descriptor List Base Address */ |
Definition at line 28 of file regs-lan.h.
Definition at line 62 of file regs-lan.h.
#define LMDRXC_LMRA (1 << 2) /* Receive All */ |
Definition at line 58 of file regs-lan.h.
#define LMDRXC_LMRB (1 << 6) /* Receive Broadcast */ |
Definition at line 54 of file regs-lan.h.
#define LMDRXC_LMRBS (0x3f << 24) /* Receive Burst Size */ |
Definition at line 49 of file regs-lan.h.
#define LMDRXC_LMRE (1 << 1) /* RX Enable */ |
Definition at line 59 of file regs-lan.h.
#define LMDRXC_LMRERR (1 << 3) /* Receive Error Frame */ |
Definition at line 57 of file regs-lan.h.
#define LMDRXC_LMRFCE (1 << 9) /* Receive Flow Control Enable */ |
Definition at line 53 of file regs-lan.h.
Definition at line 52 of file regs-lan.h.
#define LMDRXC_LMRM (1 << 5) /* Receive Multicast */ |
Definition at line 55 of file regs-lan.h.
Definition at line 51 of file regs-lan.h.
#define LMDRXC_LMRU (1 << 4) /* Receive Unicast */ |
Definition at line 56 of file regs-lan.h.
Definition at line 50 of file regs-lan.h.
Definition at line 45 of file regs-lan.h.
#define LMDTXC_LMTBS (0x3f << 24) /* Transmit Burst Size */ |
Definition at line 38 of file regs-lan.h.
#define LMDTXC_LMTE (1 << 0) /* TX Enable */ |
Definition at line 46 of file regs-lan.h.
#define LMDTXC_LMTEP (1 << 2) /* Transmit Enable Padding */ |
Definition at line 44 of file regs-lan.h.
Definition at line 42 of file regs-lan.h.
Definition at line 41 of file regs-lan.h.
#define LMDTXC_LMTLB (1 << 8) /* Loopback mode */ |
Definition at line 43 of file regs-lan.h.
#define LMDTXC_LMTRST (1 << 31) /* Soft Reset */ |
Definition at line 37 of file regs-lan.h.
Definition at line 40 of file regs-lan.h.
Definition at line 39 of file regs-lan.h.