|
| #define | RME32_SPDIF_NCHANNELS 2 |
| |
| #define | RME32_BUFFER_SIZE 0x20000 |
| |
| #define | RME32_IO_SIZE 0x30000 |
| |
| #define | RME32_IO_DATA_BUFFER 0x0 |
| |
| #define | RME32_IO_CONTROL_REGISTER 0x20000 |
| |
| #define | RME32_IO_GET_POS 0x20000 |
| |
| #define | RME32_IO_CONFIRM_ACTION_IRQ 0x20004 |
| |
| #define | RME32_IO_RESET_POS 0x20100 |
| |
| #define | RME32_WCR_START (1 << 0) /* startbit */ |
| |
| #define | RME32_WCR_MONO |
| |
| #define | RME32_WCR_MODE24 (1 << 2) /* 0=16bit, 1=32bit */ |
| |
| #define | RME32_WCR_SEL (1 << 3) /* 0=input on output, 1=normal playback/capture */ |
| |
| #define | RME32_WCR_FREQ_0 (1 << 4) /* frequency (play) */ |
| |
| #define | RME32_WCR_FREQ_1 (1 << 5) |
| |
| #define | RME32_WCR_INP_0 (1 << 6) /* input switch */ |
| |
| #define | RME32_WCR_INP_1 (1 << 7) |
| |
| #define | RME32_WCR_RESET (1 << 8) /* Reset address */ |
| |
| #define | RME32_WCR_MUTE (1 << 9) /* digital mute for output */ |
| |
| #define | RME32_WCR_PRO (1 << 10) /* 1=professional, 0=consumer */ |
| |
| #define | RME32_WCR_DS_BM (1 << 11) /* 1=DoubleSpeed (only PRO-Version); 1=BlockMode (only Adat-Version) */ |
| |
| #define | RME32_WCR_ADAT (1 << 12) /* Adat Mode (only Adat-Version) */ |
| |
| #define | RME32_WCR_AUTOSYNC (1 << 13) /* AutoSync */ |
| |
| #define | RME32_WCR_PD (1 << 14) /* DAC Reset (only PRO-Version) */ |
| |
| #define | RME32_WCR_EMP (1 << 15) /* 1=Emphasis on (only PRO-Version) */ |
| |
| #define | RME32_WCR_BITPOS_FREQ_0 4 |
| |
| #define | RME32_WCR_BITPOS_FREQ_1 5 |
| |
| #define | RME32_WCR_BITPOS_INP_0 6 |
| |
| #define | RME32_WCR_BITPOS_INP_1 7 |
| |
| #define | RME32_RCR_AUDIO_ADDR_MASK 0x1ffff |
| |
| #define | RME32_RCR_LOCK (1 << 23) /* 1=locked, 0=not locked */ |
| |
| #define | RME32_RCR_ERF (1 << 26) /* 1=Error, 0=no Error */ |
| |
| #define | RME32_RCR_FREQ_0 (1 << 27) /* CS841x frequency (record) */ |
| |
| #define | RME32_RCR_FREQ_1 (1 << 28) |
| |
| #define | RME32_RCR_FREQ_2 (1 << 29) |
| |
| #define | RME32_RCR_KMODE (1 << 30) /* card mode: 1=PLL, 0=quartz */ |
| |
| #define | RME32_RCR_IRQ (1 << 31) /* interrupt */ |
| |
| #define | RME32_RCR_BITPOS_F0 27 |
| |
| #define | RME32_RCR_BITPOS_F1 28 |
| |
| #define | RME32_RCR_BITPOS_F2 29 |
| |
| #define | RME32_INPUT_OPTICAL 0 |
| |
| #define | RME32_INPUT_COAXIAL 1 |
| |
| #define | RME32_INPUT_INTERNAL 2 |
| |
| #define | RME32_INPUT_XLR 3 |
| |
| #define | RME32_CLOCKMODE_SLAVE 0 |
| |
| #define | RME32_CLOCKMODE_MASTER_32 1 |
| |
| #define | RME32_CLOCKMODE_MASTER_44 2 |
| |
| #define | RME32_CLOCKMODE_MASTER_48 3 |
| |
| #define | RME32_BLOCK_SIZE 8192 |
| |
| #define | RME32_MID_BUFFER_SIZE (1024*1024) |
| |
| #define | RME32_32_REVISION 192 |
| |
| #define | RME32_328_REVISION_OLD 100 |
| |
| #define | RME32_328_REVISION_NEW 101 |
| |
| #define | RME32_PRO_REVISION_WITH_8412 192 |
| |
| #define | RME32_PRO_REVISION_WITH_8414 150 |
| |
| #define | RME32_ISWORKING(rme32) ((rme32)->wcreg & RME32_WCR_START) |
| |
| #define | RME32_PRO_WITH_8414(rme32) ((rme32)->pci->device == PCI_DEVICE_ID_RME_DIGI32_PRO && (rme32)->rev == RME32_PRO_REVISION_WITH_8414) |
| |
| #define | snd_rme32_info_loopback_control snd_ctl_boolean_mono_info |
| |
1.8.2