Linux Kernel
3.7.1
|
#include <xilinx_axienet.h>
struct axienet_local - axienet private per device data : Pointer for net_device to which it will be attached. : Pointer to device structure : Pointer to PHY device structure attached to the axienet_local : Pointer to device node structure : Pointer to MII bus structure : IRQs table for MDIO bus required in mii_bus structure : Base address for the axienet_local device address space : Base address for the axidma device address space : Tasklet structure to process Axi DMA errors : Axidma TX IRQ number : Axidma RX IRQ number : axienet type to identify between soft and hard temac : Phy type to identify between MII/GMII/RGMII/SGMII/1000 Base-X : AxiEthernet option word : Phy link state in which the PHY was negotiated earlier : Stores the extended features supported by the axienet hw : Virtual address of the TX buffer descriptor ring : Physical address(start address) of the TX buffer descr. ring : Virtual address of the RX buffer descriptor ring : Physical address(start address) of the RX buffer descr. ring : Stores the index of the Tx buffer descriptor in the ring being accessed currently. Used while alloc. BDs before a TX starts : Stores the index of the Tx buffer descriptor in the ring being accessed currently. Used while processing BDs after the TX completed. : Stores the index of the Rx buffer descriptor in the ring being accessed currently. : Stores the maximum size of the frame that can be that Txed/Rxed in the existing hardware. If jumbo option is supported, the maximum frame size would be 9k. Else it is 1522 bytes (assuming support for basic VLAN) : Stores hardware configuration for jumbo support. If hardware can handle jumbo packets, this entry will be 1, else 0.
Definition at line 391 of file xilinx_axienet.h.
u32 coalesce_count_rx |
Definition at line 433 of file xilinx_axienet.h.
u32 coalesce_count_tx |
Definition at line 434 of file xilinx_axienet.h.
int csum_offload_on_rx_path |
Definition at line 431 of file xilinx_axienet.h.
int csum_offload_on_tx_path |
Definition at line 430 of file xilinx_axienet.h.
Definition at line 393 of file xilinx_axienet.h.
struct tasklet_struct dma_err_tasklet |
Definition at line 407 of file xilinx_axienet.h.
Definition at line 405 of file xilinx_axienet.h.
Definition at line 416 of file xilinx_axienet.h.
u32 jumbo_support |
Definition at line 428 of file xilinx_axienet.h.
u32 last_link |
Definition at line 415 of file xilinx_axienet.h.
u32 max_frm_size |
Definition at line 427 of file xilinx_axienet.h.
int mdio_irqs[PHY_MAX_ADDR] |
Definition at line 401 of file xilinx_axienet.h.
Definition at line 400 of file xilinx_axienet.h.
struct net_device* ndev |
Definition at line 392 of file xilinx_axienet.h.
u32 options |
Definition at line 414 of file xilinx_axienet.h.
Definition at line 396 of file xilinx_axienet.h.
struct device_node* phy_node |
Definition at line 397 of file xilinx_axienet.h.
u32 phy_type |
Definition at line 412 of file xilinx_axienet.h.
Definition at line 404 of file xilinx_axienet.h.
u32 rx_bd_ci |
Definition at line 425 of file xilinx_axienet.h.
dma_addr_t rx_bd_p |
Definition at line 422 of file xilinx_axienet.h.
Definition at line 421 of file xilinx_axienet.h.
int rx_irq |
Definition at line 410 of file xilinx_axienet.h.
u32 temac_type |
Definition at line 411 of file xilinx_axienet.h.
u32 tx_bd_ci |
Definition at line 423 of file xilinx_axienet.h.
dma_addr_t tx_bd_p |
Definition at line 420 of file xilinx_axienet.h.
u32 tx_bd_tail |
Definition at line 424 of file xilinx_axienet.h.
Definition at line 419 of file xilinx_axienet.h.
int tx_irq |
Definition at line 409 of file xilinx_axienet.h.