|
Linux Kernel
3.7.1
|
All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
|
Linux Kernel
3.7.1
|
Go to the source code of this file.
Macros | |
| #define | AT91_MC_RCR 0x00 /* MC Remap Control Register */ |
| #define | AT91_MC_RCB (1 << 0) /* Remap Command Bit */ |
| #define | AT91_MC_ASR 0x04 /* MC Abort Status Register */ |
| #define | AT91_MC_UNADD (1 << 0) /* Undefined Address Abort Status */ |
| #define | AT91_MC_MISADD (1 << 1) /* Misaligned Address Abort Status */ |
| #define | AT91_MC_ABTSZ (3 << 8) /* Abort Size Status */ |
| #define | AT91_MC_ABTSZ_BYTE (0 << 8) |
| #define | AT91_MC_ABTSZ_HALFWORD (1 << 8) |
| #define | AT91_MC_ABTSZ_WORD (2 << 8) |
| #define | AT91_MC_ABTTYP (3 << 10) /* Abort Type Status */ |
| #define | AT91_MC_ABTTYP_DATAREAD (0 << 10) |
| #define | AT91_MC_ABTTYP_DATAWRITE (1 << 10) |
| #define | AT91_MC_ABTTYP_FETCH (2 << 10) |
| #define | AT91_MC_MST0 (1 << 16) /* ARM920T Abort Source */ |
| #define | AT91_MC_MST1 (1 << 17) /* PDC Abort Source */ |
| #define | AT91_MC_MST2 (1 << 18) /* UHP Abort Source */ |
| #define | AT91_MC_MST3 (1 << 19) /* EMAC Abort Source */ |
| #define | AT91_MC_SVMST0 (1 << 24) /* Saved ARM920T Abort Source */ |
| #define | AT91_MC_SVMST1 (1 << 25) /* Saved PDC Abort Source */ |
| #define | AT91_MC_SVMST2 (1 << 26) /* Saved UHP Abort Source */ |
| #define | AT91_MC_SVMST3 (1 << 27) /* Saved EMAC Abort Source */ |
| #define | AT91_MC_AASR 0x08 /* MC Abort Address Status Register */ |
| #define | AT91_MC_MPR 0x0c /* MC Master Priority Register */ |
| #define | AT91_MPR_MSTP0 (7 << 0) /* ARM920T Priority */ |
| #define | AT91_MPR_MSTP1 (7 << 4) /* PDC Priority */ |
| #define | AT91_MPR_MSTP2 (7 << 8) /* UHP Priority */ |
| #define | AT91_MPR_MSTP3 (7 << 12) /* EMAC Priority */ |
| #define | AT91_EBI_CSA 0x60 /* Chip Select Assignment Register */ |
| #define | AT91_EBI_CS0A (1 << 0) /* Chip Select 0 Assignment */ |
| #define | AT91_EBI_CS0A_SMC (0 << 0) |
| #define | AT91_EBI_CS0A_BFC (1 << 0) |
| #define | AT91_EBI_CS1A (1 << 1) /* Chip Select 1 Assignment */ |
| #define | AT91_EBI_CS1A_SMC (0 << 1) |
| #define | AT91_EBI_CS1A_SDRAMC (1 << 1) |
| #define | AT91_EBI_CS3A (1 << 3) /* Chip Select 2 Assignment */ |
| #define | AT91_EBI_CS3A_SMC (0 << 3) |
| #define | AT91_EBI_CS3A_SMC_SMARTMEDIA (1 << 3) |
| #define | AT91_EBI_CS4A (1 << 4) /* Chip Select 3 Assignment */ |
| #define | AT91_EBI_CS4A_SMC (0 << 4) |
| #define | AT91_EBI_CS4A_SMC_COMPACTFLASH (1 << 4) |
| #define | AT91_EBI_CFGR (AT91_MC + 0x64) /* Configuration Register */ |
| #define | AT91_EBI_DBPUC (1 << 0) /* Data Bus Pull-Up Configuration */ |
| #define | AT91_SMC_CSR(n) (0x70 + ((n) * 4)) /* SMC Chip Select Register */ |
| #define | AT91_SMC_NWS (0x7f << 0) /* Number of Wait States */ |
| #define | AT91_SMC_NWS_(x) ((x) << 0) |
| #define | AT91_SMC_WSEN (1 << 7) /* Wait State Enable */ |
| #define | AT91_SMC_TDF (0xf << 8) /* Data Float Time */ |
| #define | AT91_SMC_TDF_(x) ((x) << 8) |
| #define | AT91_SMC_BAT (1 << 12) /* Byte Access Type */ |
| #define | AT91_SMC_DBW (3 << 13) /* Data Bus Width */ |
| #define | AT91_SMC_DBW_16 (1 << 13) |
| #define | AT91_SMC_DBW_8 (2 << 13) |
| #define | AT91_SMC_DPR (1 << 15) /* Data Read Protocol */ |
| #define | AT91_SMC_ACSS (3 << 16) /* Address to Chip Select Setup */ |
| #define | AT91_SMC_ACSS_STD (0 << 16) |
| #define | AT91_SMC_ACSS_1 (1 << 16) |
| #define | AT91_SMC_ACSS_2 (2 << 16) |
| #define | AT91_SMC_ACSS_3 (3 << 16) |
| #define | AT91_SMC_RWSETUP (7 << 24) /* Read & Write Signal Time Setup */ |
| #define | AT91_SMC_RWSETUP_(x) ((x) << 24) |
| #define | AT91_SMC_RWHOLD (7 << 28) /* Read & Write Signal Hold Time */ |
| #define | AT91_SMC_RWHOLD_(x) ((x) << 28) |
| #define | AT91_BFC_MR 0xc0 /* Mode Register */ |
| #define | AT91_BFC_BFCOM (3 << 0) /* Burst Flash Controller Operating Mode */ |
| #define | AT91_BFC_BFCOM_DISABLED (0 << 0) |
| #define | AT91_BFC_BFCOM_ASYNC (1 << 0) |
| #define | AT91_BFC_BFCOM_BURST (2 << 0) |
| #define | AT91_BFC_BFCC (3 << 2) /* Burst Flash Controller Clock */ |
| #define | AT91_BFC_BFCC_MCK (1 << 2) |
| #define | AT91_BFC_BFCC_DIV2 (2 << 2) |
| #define | AT91_BFC_BFCC_DIV4 (3 << 2) |
| #define | AT91_BFC_AVL (0xf << 4) /* Address Valid Latency */ |
| #define | AT91_BFC_PAGES (7 << 8) /* Page Size */ |
| #define | AT91_BFC_PAGES_NO_PAGE (0 << 8) |
| #define | AT91_BFC_PAGES_16 (1 << 8) |
| #define | AT91_BFC_PAGES_32 (2 << 8) |
| #define | AT91_BFC_PAGES_64 (3 << 8) |
| #define | AT91_BFC_PAGES_128 (4 << 8) |
| #define | AT91_BFC_PAGES_256 (5 << 8) |
| #define | AT91_BFC_PAGES_512 (6 << 8) |
| #define | AT91_BFC_PAGES_1024 (7 << 8) |
| #define | AT91_BFC_OEL (3 << 12) /* Output Enable Latency */ |
| #define | AT91_BFC_BAAEN (1 << 16) /* Burst Address Advance Enable */ |
| #define | AT91_BFC_BFOEH (1 << 17) /* Burst Flash Output Enable Handling */ |
| #define | AT91_BFC_MUXEN (1 << 18) /* Multiplexed Bus Enable */ |
| #define | AT91_BFC_RDYEN (1 << 19) /* Ready Enable Mode */ |
| #define AT91_BFC_AVL (0xf << 4) /* Address Valid Latency */ |
Definition at line 100 of file at91rm9200_mc.h.
| #define AT91_BFC_BAAEN (1 << 16) /* Burst Address Advance Enable */ |
Definition at line 111 of file at91rm9200_mc.h.
| #define AT91_BFC_BFCC (3 << 2) /* Burst Flash Controller Clock */ |
Definition at line 96 of file at91rm9200_mc.h.
| #define AT91_BFC_BFCC_DIV2 (2 << 2) |
Definition at line 98 of file at91rm9200_mc.h.
| #define AT91_BFC_BFCC_DIV4 (3 << 2) |
Definition at line 99 of file at91rm9200_mc.h.
| #define AT91_BFC_BFCC_MCK (1 << 2) |
Definition at line 97 of file at91rm9200_mc.h.
| #define AT91_BFC_BFCOM (3 << 0) /* Burst Flash Controller Operating Mode */ |
Definition at line 92 of file at91rm9200_mc.h.
| #define AT91_BFC_BFCOM_ASYNC (1 << 0) |
Definition at line 94 of file at91rm9200_mc.h.
| #define AT91_BFC_BFCOM_BURST (2 << 0) |
Definition at line 95 of file at91rm9200_mc.h.
| #define AT91_BFC_BFCOM_DISABLED (0 << 0) |
Definition at line 93 of file at91rm9200_mc.h.
| #define AT91_BFC_BFOEH (1 << 17) /* Burst Flash Output Enable Handling */ |
Definition at line 112 of file at91rm9200_mc.h.
| #define AT91_BFC_MR 0xc0 /* Mode Register */ |
Definition at line 91 of file at91rm9200_mc.h.
| #define AT91_BFC_MUXEN (1 << 18) /* Multiplexed Bus Enable */ |
Definition at line 113 of file at91rm9200_mc.h.
| #define AT91_BFC_OEL (3 << 12) /* Output Enable Latency */ |
Definition at line 110 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES (7 << 8) /* Page Size */ |
Definition at line 101 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES_1024 (7 << 8) |
Definition at line 109 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES_128 (4 << 8) |
Definition at line 106 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES_16 (1 << 8) |
Definition at line 103 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES_256 (5 << 8) |
Definition at line 107 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES_32 (2 << 8) |
Definition at line 104 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES_512 (6 << 8) |
Definition at line 108 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES_64 (3 << 8) |
Definition at line 105 of file at91rm9200_mc.h.
| #define AT91_BFC_PAGES_NO_PAGE (0 << 8) |
Definition at line 102 of file at91rm9200_mc.h.
Definition at line 114 of file at91rm9200_mc.h.
| #define AT91_EBI_CFGR (AT91_MC + 0x64) /* Configuration Register */ |
Definition at line 65 of file at91rm9200_mc.h.
| #define AT91_EBI_CS0A (1 << 0) /* Chip Select 0 Assignment */ |
Definition at line 53 of file at91rm9200_mc.h.
| #define AT91_EBI_CS0A_BFC (1 << 0) |
Definition at line 55 of file at91rm9200_mc.h.
| #define AT91_EBI_CS0A_SMC (0 << 0) |
Definition at line 54 of file at91rm9200_mc.h.
| #define AT91_EBI_CS1A (1 << 1) /* Chip Select 1 Assignment */ |
Definition at line 56 of file at91rm9200_mc.h.
| #define AT91_EBI_CS1A_SDRAMC (1 << 1) |
Definition at line 58 of file at91rm9200_mc.h.
| #define AT91_EBI_CS1A_SMC (0 << 1) |
Definition at line 57 of file at91rm9200_mc.h.
| #define AT91_EBI_CS3A (1 << 3) /* Chip Select 2 Assignment */ |
Definition at line 59 of file at91rm9200_mc.h.
| #define AT91_EBI_CS3A_SMC (0 << 3) |
Definition at line 60 of file at91rm9200_mc.h.
| #define AT91_EBI_CS3A_SMC_SMARTMEDIA (1 << 3) |
Definition at line 61 of file at91rm9200_mc.h.
| #define AT91_EBI_CS4A (1 << 4) /* Chip Select 3 Assignment */ |
Definition at line 62 of file at91rm9200_mc.h.
| #define AT91_EBI_CS4A_SMC (0 << 4) |
Definition at line 63 of file at91rm9200_mc.h.
| #define AT91_EBI_CS4A_SMC_COMPACTFLASH (1 << 4) |
Definition at line 64 of file at91rm9200_mc.h.
| #define AT91_EBI_CSA 0x60 /* Chip Select Assignment Register */ |
Definition at line 52 of file at91rm9200_mc.h.
| #define AT91_EBI_DBPUC (1 << 0) /* Data Bus Pull-Up Configuration */ |
Definition at line 66 of file at91rm9200_mc.h.
| #define AT91_MC_AASR 0x08 /* MC Abort Address Status Register */ |
Definition at line 43 of file at91rm9200_mc.h.
Definition at line 26 of file at91rm9200_mc.h.
| #define AT91_MC_ABTSZ_BYTE (0 << 8) |
Definition at line 27 of file at91rm9200_mc.h.
| #define AT91_MC_ABTSZ_HALFWORD (1 << 8) |
Definition at line 28 of file at91rm9200_mc.h.
| #define AT91_MC_ABTSZ_WORD (2 << 8) |
Definition at line 29 of file at91rm9200_mc.h.
Definition at line 30 of file at91rm9200_mc.h.
| #define AT91_MC_ABTTYP_DATAREAD (0 << 10) |
Definition at line 31 of file at91rm9200_mc.h.
| #define AT91_MC_ABTTYP_DATAWRITE (1 << 10) |
Definition at line 32 of file at91rm9200_mc.h.
| #define AT91_MC_ABTTYP_FETCH (2 << 10) |
Definition at line 33 of file at91rm9200_mc.h.
| #define AT91_MC_ASR 0x04 /* MC Abort Status Register */ |
Definition at line 23 of file at91rm9200_mc.h.
Definition at line 25 of file at91rm9200_mc.h.
| #define AT91_MC_MPR 0x0c /* MC Master Priority Register */ |
Definition at line 45 of file at91rm9200_mc.h.
| #define AT91_MC_MST0 (1 << 16) /* ARM920T Abort Source */ |
Definition at line 34 of file at91rm9200_mc.h.
| #define AT91_MC_MST1 (1 << 17) /* PDC Abort Source */ |
Definition at line 35 of file at91rm9200_mc.h.
| #define AT91_MC_MST2 (1 << 18) /* UHP Abort Source */ |
Definition at line 36 of file at91rm9200_mc.h.
| #define AT91_MC_MST3 (1 << 19) /* EMAC Abort Source */ |
Definition at line 37 of file at91rm9200_mc.h.
Definition at line 21 of file at91rm9200_mc.h.
| #define AT91_MC_RCR 0x00 /* MC Remap Control Register */ |
Definition at line 20 of file at91rm9200_mc.h.
| #define AT91_MC_SVMST0 (1 << 24) /* Saved ARM920T Abort Source */ |
Definition at line 38 of file at91rm9200_mc.h.
| #define AT91_MC_SVMST1 (1 << 25) /* Saved PDC Abort Source */ |
Definition at line 39 of file at91rm9200_mc.h.
| #define AT91_MC_SVMST2 (1 << 26) /* Saved UHP Abort Source */ |
Definition at line 40 of file at91rm9200_mc.h.
| #define AT91_MC_SVMST3 (1 << 27) /* Saved EMAC Abort Source */ |
Definition at line 41 of file at91rm9200_mc.h.
Definition at line 24 of file at91rm9200_mc.h.
| #define AT91_MPR_MSTP0 (7 << 0) /* ARM920T Priority */ |
Definition at line 46 of file at91rm9200_mc.h.
| #define AT91_MPR_MSTP1 (7 << 4) /* PDC Priority */ |
Definition at line 47 of file at91rm9200_mc.h.
| #define AT91_MPR_MSTP2 (7 << 8) /* UHP Priority */ |
Definition at line 48 of file at91rm9200_mc.h.
| #define AT91_MPR_MSTP3 (7 << 12) /* EMAC Priority */ |
Definition at line 49 of file at91rm9200_mc.h.
| #define AT91_SMC_ACSS (3 << 16) /* Address to Chip Select Setup */ |
Definition at line 80 of file at91rm9200_mc.h.
| #define AT91_SMC_ACSS_1 (1 << 16) |
Definition at line 82 of file at91rm9200_mc.h.
| #define AT91_SMC_ACSS_2 (2 << 16) |
Definition at line 83 of file at91rm9200_mc.h.
| #define AT91_SMC_ACSS_3 (3 << 16) |
Definition at line 84 of file at91rm9200_mc.h.
| #define AT91_SMC_ACSS_STD (0 << 16) |
Definition at line 81 of file at91rm9200_mc.h.
Definition at line 75 of file at91rm9200_mc.h.
| #define AT91_SMC_CSR | ( | n | ) | (0x70 + ((n) * 4)) /* SMC Chip Select Register */ |
Definition at line 69 of file at91rm9200_mc.h.
| #define AT91_SMC_DBW (3 << 13) /* Data Bus Width */ |
Definition at line 76 of file at91rm9200_mc.h.
| #define AT91_SMC_DBW_16 (1 << 13) |
Definition at line 77 of file at91rm9200_mc.h.
| #define AT91_SMC_DBW_8 (2 << 13) |
Definition at line 78 of file at91rm9200_mc.h.
Definition at line 79 of file at91rm9200_mc.h.
| #define AT91_SMC_NWS (0x7f << 0) /* Number of Wait States */ |
Definition at line 70 of file at91rm9200_mc.h.
Definition at line 71 of file at91rm9200_mc.h.
Definition at line 87 of file at91rm9200_mc.h.
Definition at line 88 of file at91rm9200_mc.h.
Definition at line 85 of file at91rm9200_mc.h.
Definition at line 86 of file at91rm9200_mc.h.
| #define AT91_SMC_TDF (0xf << 8) /* Data Float Time */ |
Definition at line 73 of file at91rm9200_mc.h.
Definition at line 74 of file at91rm9200_mc.h.
| #define AT91_SMC_WSEN (1 << 7) /* Wait State Enable */ |
Definition at line 72 of file at91rm9200_mc.h.
1.8.2