30 #ifndef __RTL92D_PHY_H__
31 #define __RTL92D_PHY_H__
33 #define MAX_PRECMD_CNT 16
34 #define MAX_RFDEPENDCMD_CNT 16
35 #define MAX_POSTCMD_CNT 16
37 #define MAX_DOZE_WAITING_TIMES_9x 64
39 #define RT_CANNOT_IO(hw) false
40 #define HIGHPOWER_RADIOA_ARRAYLEN 22
42 #define IQK_ADDA_REG_NUM 16
43 #define MAX_TOLERANCE 5
44 #define IQK_DELAY_TIME 1
46 #define APK_BB_REG_NUM 5
47 #define APK_AFE_REG_NUM 16
48 #define APK_CURVE_REG_NUM 4
52 #define MAX_STALL_TIME 50
53 #define ANTENNA_DIVERSITY_VALUE 0x80
54 #define MAX_TXPWR_IDX_NMODE_92S 63
55 #define RESET_CNT_LIMIT 3
57 #define IQK_ADDA_REG_NUM 16
58 #define IQK_BB_REG_NUM 10
59 #define IQK_BB_REG_NUM_test 6
60 #define IQK_MAC_REG_NUM 4
61 #define RX_INDEX_MAPPING_NUM 15
63 #define IQK_DELAY_TIME 1
65 #define CT_OFFSET_MAC_ADDR 0X16
67 #define CT_OFFSET_CCK_TX_PWR_IDX 0x5A
68 #define CT_OFFSET_HT401S_TX_PWR_IDX 0x60
69 #define CT_OFFSET_HT402S_TX_PWR_IDX_DIFF 0x66
70 #define CT_OFFSET_HT20_TX_PWR_IDX_DIFF 0x69
71 #define CT_OFFSET_OFDM_TX_PWR_IDX_DIFF 0x6C
73 #define CT_OFFSET_HT40_MAX_PWR_OFFSET 0x6F
74 #define CT_OFFSET_HT20_MAX_PWR_OFFSET 0x72
76 #define CT_OFFSET_CHANNEL_PLAH 0x75
77 #define CT_OFFSET_THERMAL_METER 0x78
78 #define CT_OFFSET_RF_OPTION 0x79
79 #define CT_OFFSET_VERSION 0x7E
80 #define CT_OFFSET_CUSTOMER_ID 0x7F
111 static inline void rtl92d_acquire_cckandrw_pagea_ctl(
struct ieee80211_hw *
hw,
116 if (rtlpriv->
rtlhal.interfaceindex == 1)
120 static inline void rtl92d_release_cckandrw_pagea_ctl(
struct ieee80211_hw *
hw,
125 if (rtlpriv->
rtlhal.interfaceindex == 1)
126 spin_unlock_irqrestore(&rtlpriv->
locks.cck_and_rw_pagea_lock,
170 void rtl92d_release_cckandrw_pagea_ctl(
struct ieee80211_hw *hw,
171 unsigned long *flag);
172 void rtl92d_acquire_cckandrw_pagea_ctl(
struct ieee80211_hw *hw,
173 unsigned long *flag);