Go to the source code of this file.
|
enum | efuse_data_item {
EFUSE_CHIP_ID = 0,
EFUSE_LDO_SETTING,
EFUSE_CLK_SETTING,
EFUSE_SDIO_SETTING,
EFUSE_CCCR,
EFUSE_SDIO_MODE,
EFUSE_OCR,
EFUSE_F0CIS,
EFUSE_F1CIS,
EFUSE_MAC_ADDR,
EFUSE_EEPROM_VER,
EFUSE_CHAN_PLAN,
EFUSE_TXPW_TAB
} |
|
enum | { VOLTAGE_V25 = 0x03,
LDOE25_SHIFT = 28
} |
|
|
void | read_efuse_byte (struct ieee80211_hw *hw, u16 _offset, u8 *pbuf) |
|
void | efuse_initialize (struct ieee80211_hw *hw) |
|
u8 | efuse_read_1byte (struct ieee80211_hw *hw, u16 address) |
|
void | efuse_write_1byte (struct ieee80211_hw *hw, u16 address, u8 value) |
|
void | read_efuse (struct ieee80211_hw *hw, u16 _offset, u16 _size_byte, u8 *pbuf) |
|
void | efuse_shadow_read (struct ieee80211_hw *hw, u8 type, u16 offset, u32 *value) |
|
void | efuse_shadow_write (struct ieee80211_hw *hw, u8 type, u16 offset, u32 value) |
|
bool | efuse_shadow_update (struct ieee80211_hw *hw) |
|
bool | efuse_shadow_update_chk (struct ieee80211_hw *hw) |
|
void | rtl_efuse_shadow_map_update (struct ieee80211_hw *hw) |
|
void | efuse_force_write_vendor_Id (struct ieee80211_hw *hw) |
|
void | efuse_re_pg_section (struct ieee80211_hw *hw, u8 section_idx) |
|
#define _PRE_EXECUTE_READ_CMD_ |
#define EFUSE_ERROE_HANDLE 1 |
#define EFUSE_IC_ID_OFFSET 506 |
#define EFUSE_MAP_LEN 128 |
#define EFUSE_MAX_WORD_UNIT 4 |
#define EFUSE_MODIFY_MAP 1 |
#define EFUSE_REAL_CONTENT_LEN 512 |
#define EFUSE_REPEAT_THRESHOLD_ 3 |
#define PG_STATE_DATA 0x20 |
#define PG_STATE_HEADER 0x01 |
#define PG_STATE_WORD_0 0x02 |
#define PG_STATE_WORD_1 0x04 |
#define PG_STATE_WORD_2 0x08 |
#define PG_STATE_WORD_3 0x10 |
- Enumerator:
-
Definition at line 87 of file efuse.h.
- Enumerator:
EFUSE_CHIP_ID |
|
EFUSE_LDO_SETTING |
|
EFUSE_CLK_SETTING |
|
EFUSE_SDIO_SETTING |
|
EFUSE_CCCR |
|
EFUSE_SDIO_MODE |
|
EFUSE_OCR |
|
EFUSE_F0CIS |
|
EFUSE_F1CIS |
|
EFUSE_MAC_ADDR |
|
EFUSE_EEPROM_VER |
|
EFUSE_CHAN_PLAN |
|
EFUSE_TXPW_TAB |
|
Definition at line 71 of file efuse.h.