Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
be_cmds.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2005 - 2011 Emulex
3  * All rights reserved.
4  *
5  * This program is free software; you can redistribute it and/or
6  * modify it under the terms of the GNU General Public License version 2
7  * as published by the Free Software Foundation. The full GNU General
8  * Public License is included in this distribution in the file called COPYING.
9  *
10  * Contact Information:
12  *
13  * Emulex
14  * 3333 Susan Street
15  * Costa Mesa, CA 92626
16  */
17 
18 /*
19  * The driver sends configuration and managements command requests to the
20  * firmware in the BE. These requests are communicated to the processor
21  * using Work Request Blocks (WRBs) submitted to the MCC-WRB ring or via one
22  * WRB inside a MAILBOX.
23  * The commands are serviced by the ARM processor in the BladeEngine's MPU.
24  */
25 
26 struct be_sge {
30 };
31 
32 #define MCC_WRB_EMBEDDED_MASK 1 /* bit 0 of dword 0*/
33 #define MCC_WRB_SGE_CNT_SHIFT 3 /* bits 3 - 7 of dword 0 */
34 #define MCC_WRB_SGE_CNT_MASK 0x1F /* bits 3 - 7 of dword 0 */
35 struct be_mcc_wrb {
36  u32 embedded; /* dword 0 */
37  u32 payload_length; /* dword 1 */
38  u32 tag0; /* dword 2 */
39  u32 tag1; /* dword 3 */
40  u32 rsvd; /* dword 4 */
41  union {
42  u8 embedded_payload[236]; /* used by embedded cmds */
43  struct be_sge sgl[19]; /* used by non-embedded cmds */
44  } payload;
45 };
46 
47 #define CQE_FLAGS_VALID_MASK (1 << 31)
48 #define CQE_FLAGS_ASYNC_MASK (1 << 30)
49 #define CQE_FLAGS_COMPLETED_MASK (1 << 28)
50 #define CQE_FLAGS_CONSUMED_MASK (1 << 27)
51 
52 /* Completion Status */
53 enum {
61 };
62 
63 #define CQE_STATUS_COMPL_MASK 0xFFFF
64 #define CQE_STATUS_COMPL_SHIFT 0 /* bits 0 - 15 */
65 #define CQE_STATUS_EXTD_MASK 0xFFFF
66 #define CQE_STATUS_EXTD_SHIFT 16 /* bits 16 - 31 */
67 
68 struct be_mcc_compl {
69  u32 status; /* dword 0 */
70  u32 tag0; /* dword 1 */
71  u32 tag1; /* dword 2 */
72  u32 flags; /* dword 3 */
73 };
74 
75 /* When the async bit of mcc_compl is set, the last 4 bytes of
76  * mcc_compl is interpreted as follows:
77  */
78 #define ASYNC_TRAILER_EVENT_CODE_SHIFT 8 /* bits 8 - 15 */
79 #define ASYNC_TRAILER_EVENT_CODE_MASK 0xFF
80 #define ASYNC_TRAILER_EVENT_TYPE_SHIFT 16
81 #define ASYNC_TRAILER_EVENT_TYPE_MASK 0xFF
82 #define ASYNC_EVENT_CODE_LINK_STATE 0x1
83 #define ASYNC_EVENT_CODE_GRP_5 0x5
84 #define ASYNC_EVENT_QOS_SPEED 0x1
85 #define ASYNC_EVENT_COS_PRIORITY 0x2
86 #define ASYNC_EVENT_PVID_STATE 0x3
89 };
90 
91 enum {
92  LINK_DOWN = 0x0,
93  LINK_UP = 0x1
94 };
95 #define LINK_STATUS_MASK 0x1
96 #define LOGICAL_LINK_STATUS_MASK 0x2
97 
98 /* When the event code of an async trailer is link-state, the mcc_compl
99  * must be interpreted as follows
100  */
107  u8 rsvd0[7];
109 } __packed;
110 
111 /* When the event code of an async trailer is GRP-5 and event_type is QOS_SPEED
112  * the mcc_compl must be interpreted as follows
113  */
116  u8 rsvd[5];
120 } __packed;
121 
122 /* When the event code of an async trailer is GRP5 and event type is
123  * CoS-Priority, the mcc_compl must be interpreted as follows
124  */
133 } __packed;
134 
135 /* When the event code of an async trailer is GRP5 and event type is
136  * PVID state, the mcc_compl must be interpreted as follows
137  */
145 } __packed;
146 
148  struct be_mcc_wrb wrb;
150 };
151 
152 #define CMD_SUBSYSTEM_COMMON 0x1
153 #define CMD_SUBSYSTEM_ETH 0x3
154 #define CMD_SUBSYSTEM_LOWLEVEL 0xb
155 
156 #define OPCODE_COMMON_NTWK_MAC_QUERY 1
157 #define OPCODE_COMMON_NTWK_MAC_SET 2
158 #define OPCODE_COMMON_NTWK_MULTICAST_SET 3
159 #define OPCODE_COMMON_NTWK_VLAN_CONFIG 4
160 #define OPCODE_COMMON_NTWK_LINK_STATUS_QUERY 5
161 #define OPCODE_COMMON_READ_FLASHROM 6
162 #define OPCODE_COMMON_WRITE_FLASHROM 7
163 #define OPCODE_COMMON_CQ_CREATE 12
164 #define OPCODE_COMMON_EQ_CREATE 13
165 #define OPCODE_COMMON_MCC_CREATE 21
166 #define OPCODE_COMMON_SET_QOS 28
167 #define OPCODE_COMMON_MCC_CREATE_EXT 90
168 #define OPCODE_COMMON_SEEPROM_READ 30
169 #define OPCODE_COMMON_GET_CNTL_ATTRIBUTES 32
170 #define OPCODE_COMMON_NTWK_RX_FILTER 34
171 #define OPCODE_COMMON_GET_FW_VERSION 35
172 #define OPCODE_COMMON_SET_FLOW_CONTROL 36
173 #define OPCODE_COMMON_GET_FLOW_CONTROL 37
174 #define OPCODE_COMMON_SET_FRAME_SIZE 39
175 #define OPCODE_COMMON_MODIFY_EQ_DELAY 41
176 #define OPCODE_COMMON_FIRMWARE_CONFIG 42
177 #define OPCODE_COMMON_NTWK_INTERFACE_CREATE 50
178 #define OPCODE_COMMON_NTWK_INTERFACE_DESTROY 51
179 #define OPCODE_COMMON_MCC_DESTROY 53
180 #define OPCODE_COMMON_CQ_DESTROY 54
181 #define OPCODE_COMMON_EQ_DESTROY 55
182 #define OPCODE_COMMON_QUERY_FIRMWARE_CONFIG 58
183 #define OPCODE_COMMON_NTWK_PMAC_ADD 59
184 #define OPCODE_COMMON_NTWK_PMAC_DEL 60
185 #define OPCODE_COMMON_FUNCTION_RESET 61
186 #define OPCODE_COMMON_MANAGE_FAT 68
187 #define OPCODE_COMMON_ENABLE_DISABLE_BEACON 69
188 #define OPCODE_COMMON_GET_BEACON_STATE 70
189 #define OPCODE_COMMON_READ_TRANSRECV_DATA 73
190 #define OPCODE_COMMON_GET_PORT_NAME 77
191 #define OPCODE_COMMON_GET_PHY_DETAILS 102
192 #define OPCODE_COMMON_SET_DRIVER_FUNCTION_CAP 103
193 #define OPCODE_COMMON_GET_CNTL_ADDITIONAL_ATTRIBUTES 121
194 #define OPCODE_COMMON_GET_EXT_FAT_CAPABILITES 125
195 #define OPCODE_COMMON_SET_EXT_FAT_CAPABILITES 126
196 #define OPCODE_COMMON_GET_MAC_LIST 147
197 #define OPCODE_COMMON_SET_MAC_LIST 148
198 #define OPCODE_COMMON_GET_HSW_CONFIG 152
199 #define OPCODE_COMMON_SET_HSW_CONFIG 153
200 #define OPCODE_COMMON_READ_OBJECT 171
201 #define OPCODE_COMMON_WRITE_OBJECT 172
202 
203 #define OPCODE_ETH_RSS_CONFIG 1
204 #define OPCODE_ETH_ACPI_CONFIG 2
205 #define OPCODE_ETH_PROMISCUOUS 3
206 #define OPCODE_ETH_GET_STATISTICS 4
207 #define OPCODE_ETH_TX_CREATE 7
208 #define OPCODE_ETH_RX_CREATE 8
209 #define OPCODE_ETH_TX_DESTROY 9
210 #define OPCODE_ETH_RX_DESTROY 10
211 #define OPCODE_ETH_ACPI_WOL_MAGIC_CONFIG 12
212 #define OPCODE_ETH_GET_PPORT_STATS 18
213 
214 #define OPCODE_LOWLEVEL_HOST_DDR_DMA 17
215 #define OPCODE_LOWLEVEL_LOOPBACK_TEST 18
216 #define OPCODE_LOWLEVEL_SET_LOOPBACK_MODE 19
217 
219  u8 opcode; /* dword 0 */
220  u8 subsystem; /* dword 0 */
221  u8 port_number; /* dword 0 */
222  u8 domain; /* dword 0 */
223  u32 timeout; /* dword 1 */
224  u32 request_length; /* dword 2 */
225  u8 version; /* dword 3 */
226  u8 rsvd[3]; /* dword 3 */
227 };
228 
229 #define RESP_HDR_INFO_OPCODE_SHIFT 0 /* bits 0 - 7 */
230 #define RESP_HDR_INFO_SUBSYS_SHIFT 8 /* bits 8 - 15 */
232  u8 opcode; /* dword 0 */
233  u8 subsystem; /* dword 0 */
234  u8 rsvd[2]; /* dword 0 */
235  u8 status; /* dword 1 */
236  u8 add_status; /* dword 1 */
237  u8 rsvd1[2]; /* dword 1 */
238  u32 response_length; /* dword 2 */
239  u32 actual_resp_len; /* dword 3 */
240 };
241 
242 struct phys_addr {
245 };
246 
247 /**************************
248  * BE Command definitions *
249  **************************/
250 
251 /* Pseudo amap definition in which each bit of the actual structure is defined
252  * as a byte: used to calculate offset/shift/mask of each field */
254  u8 cidx[13]; /* dword 0*/
255  u8 rsvd0[3]; /* dword 0*/
256  u8 epidx[13]; /* dword 0*/
257  u8 valid; /* dword 0*/
258  u8 rsvd1; /* dword 0*/
259  u8 size; /* dword 0*/
260  u8 pidx[13]; /* dword 1*/
261  u8 rsvd2[3]; /* dword 1*/
262  u8 pd[10]; /* dword 1*/
263  u8 count[3]; /* dword 1*/
264  u8 solevent; /* dword 1*/
265  u8 stalled; /* dword 1*/
266  u8 armed; /* dword 1*/
267  u8 rsvd3[4]; /* dword 2*/
268  u8 func[8]; /* dword 2*/
269  u8 rsvd4; /* dword 2*/
270  u8 delaymult[10]; /* dword 2*/
271  u8 rsvd5[2]; /* dword 2*/
272  u8 phase[2]; /* dword 2*/
273  u8 nodelay; /* dword 2*/
274  u8 rsvd6[4]; /* dword 2*/
275  u8 rsvd7[32]; /* dword 3*/
276 } __packed;
277 
280  u16 num_pages; /* sword */
281  u16 rsvd0; /* sword */
282  u8 context[sizeof(struct amap_eq_context) / 8];
283  struct phys_addr pages[8];
284 } __packed;
285 
288  u16 eq_id; /* sword */
289  u16 rsvd0; /* sword */
290 } __packed;
291 
292 /******************** Mac query ***************************/
293 enum {
298 };
299 
300 struct mac_addr {
303 } __packed;
304 
311 } __packed;
312 
315  struct mac_addr mac;
316 };
317 
318 /******************** PMac Add ***************************/
323  u8 rsvd0[2];
324 } __packed;
325 
329 };
330 
331 /******************** PMac Del ***************************/
336 };
337 
338 /******************** Create CQ ***************************/
339 /* Pseudo amap definition in which each bit of the actual structure is defined
340  * as a byte: used to calculate offset/shift/mask of each field */
342  u8 cidx[11]; /* dword 0*/
343  u8 rsvd0; /* dword 0*/
344  u8 coalescwm[2]; /* dword 0*/
345  u8 nodelay; /* dword 0*/
346  u8 epidx[11]; /* dword 0*/
347  u8 rsvd1; /* dword 0*/
348  u8 count[2]; /* dword 0*/
349  u8 valid; /* dword 0*/
350  u8 solevent; /* dword 0*/
351  u8 eventable; /* dword 0*/
352  u8 pidx[11]; /* dword 1*/
353  u8 rsvd2; /* dword 1*/
354  u8 pd[10]; /* dword 1*/
355  u8 eqid[8]; /* dword 1*/
356  u8 stalled; /* dword 1*/
357  u8 armed; /* dword 1*/
358  u8 rsvd3[4]; /* dword 2*/
359  u8 func[8]; /* dword 2*/
360  u8 rsvd4[20]; /* dword 2*/
361  u8 rsvd5[32]; /* dword 3*/
362 } __packed;
363 
365  u8 rsvd0[12]; /* dword 0*/
366  u8 coalescwm[2]; /* dword 0*/
367  u8 nodelay; /* dword 0*/
368  u8 rsvd1[12]; /* dword 0*/
369  u8 count[2]; /* dword 0*/
370  u8 valid; /* dword 0*/
371  u8 rsvd2; /* dword 0*/
372  u8 eventable; /* dword 0*/
373  u8 eqid[16]; /* dword 1*/
374  u8 rsvd3[15]; /* dword 1*/
375  u8 armed; /* dword 1*/
376  u8 rsvd4[32]; /* dword 2*/
377  u8 rsvd5[32]; /* dword 3*/
378 } __packed;
379 
385  u8 context[sizeof(struct amap_cq_context_be) / 8];
386  struct phys_addr pages[8];
387 } __packed;
388 
389 
394 } __packed;
395 
403 } __packed;
404 
409  u32 rsvd[2];
411 } __packed;
412 
413 
414 /******************** Create MCCQ ***************************/
415 /* Pseudo amap definition in which each bit of the actual structure is defined
416  * as a byte: used to calculate offset/shift/mask of each field */
419  u8 rsvd0[2];
423  u8 cq_id[10];
425  u8 fid[8];
426  u8 pdid[9];
428  u8 rsvd1[32];
429  u8 rsvd2[32];
430 } __packed;
431 
435  u8 rsvd0[12];
436  u8 rsvd1[31];
439  u8 rsvd2[31];
440  u8 rsvd3[32];
441 } __packed;
442 
447  u8 context[sizeof(struct amap_mcc_context_be) / 8];
448  struct phys_addr pages[8];
449 } __packed;
450 
456  u8 context[sizeof(struct amap_mcc_context_be) / 8];
457  struct phys_addr pages[8];
458 } __packed;
459 
464 } __packed;
465 
466 /******************** Create TxQ ***************************/
467 #define BE_ETH_TX_RING_TYPE_STANDARD 2
468 #define BE_ULP1_NUM 1
469 
470 /* Pseudo amap definition in which each bit of the actual structure is defined
471  * as a byte: used to calculate offset/shift/mask of each field */
473  u8 if_id[16]; /* dword 0 */
474  u8 tx_ring_size[4]; /* dword 0 */
475  u8 rsvd1[26]; /* dword 0 */
476  u8 pci_func_id[8]; /* dword 1 */
477  u8 rsvd2[9]; /* dword 1 */
478  u8 ctx_valid; /* dword 1 */
479  u8 cq_id_send[16]; /* dword 2 */
480  u8 rsvd3[16]; /* dword 2 */
481  u8 rsvd4[32]; /* dword 3 */
482  u8 rsvd5[32]; /* dword 4 */
483  u8 rsvd6[32]; /* dword 5 */
484  u8 rsvd7[32]; /* dword 6 */
485  u8 rsvd8[32]; /* dword 7 */
486  u8 rsvd9[32]; /* dword 8 */
487  u8 rsvd10[32]; /* dword 9 */
488  u8 rsvd11[32]; /* dword 10 */
489  u8 rsvd12[32]; /* dword 11 */
490  u8 rsvd13[32]; /* dword 12 */
491  u8 rsvd14[32]; /* dword 13 */
492  u8 rsvd15[32]; /* dword 14 */
493  u8 rsvd16[32]; /* dword 15 */
494 } __packed;
495 
502  u8 context[sizeof(struct amap_tx_context) / 8];
503  struct phys_addr pages[8];
504 } __packed;
505 
510 } __packed;
511 
512 /******************** Create RxQ ***************************/
518  struct phys_addr pages[2];
523 } __packed;
524 
530 } __packed;
531 
532 /******************** Q Destroy ***************************/
533 /* Type of Queue to be destroyed */
534 enum {
535  QTYPE_EQ = 1,
540 };
541 
545  u16 bypass_flush; /* valid only for rx q destroy */
546 } __packed;
547 
548 /************ I/f Create (it's actually I/f Config Create)**********/
549 
550 /* Capability flags for the i/f */
563 };
564 
565 /* An RX interface is an object with one or more MAC addresses and
566  * filtering capabilities. */
569  u32 version; /* ignore currently */
574  u8 pmac_invalid; /* if set, don't attach the mac addr to the i/f */
575  u32 vlan_tag; /* not used currently */
576 } __packed;
577 
582 };
583 
584 /****** I/f Destroy(it's actually I/f Config Destroy )**********/
588 };
589 
590 /*************** HW Stats Get **********************************/
592  u32 rx_bytes_lsd; /* dword 0*/
593  u32 rx_bytes_msd; /* dword 1*/
594  u32 rx_total_frames; /* dword 2*/
595  u32 rx_unicast_frames; /* dword 3*/
596  u32 rx_multicast_frames; /* dword 4*/
597  u32 rx_broadcast_frames; /* dword 5*/
598  u32 rx_crc_errors; /* dword 6*/
600  u32 rx_pause_frames; /* dword 8*/
601  u32 rx_control_frames; /* dword 9*/
602  u32 rx_in_range_errors; /* dword 10*/
603  u32 rx_out_range_errors; /* dword 11*/
604  u32 rx_frame_too_long; /* dword 12*/
607  u32 rx_dropped_too_small; /* dword 15*/
608  u32 rx_dropped_too_short; /* dword 16*/
610  u32 rx_dropped_tcp_length; /* dword 18*/
611  u32 rx_dropped_runt; /* dword 19*/
612  u32 rx_64_byte_packets; /* dword 20*/
622  u32 rx_ip_checksum_errs; /* dword 30*/
623  u32 rx_tcp_checksum_errs; /* dword 31*/
624  u32 rx_udp_checksum_errs; /* dword 32*/
625  u32 rx_non_rss_packets; /* dword 33*/
626  u32 rx_ipv4_packets; /* dword 34*/
627  u32 rx_ipv6_packets; /* dword 35*/
628  u32 rx_ipv4_bytes_lsd; /* dword 36*/
629  u32 rx_ipv4_bytes_msd; /* dword 37*/
630  u32 rx_ipv6_bytes_lsd; /* dword 38*/
631  u32 rx_ipv6_bytes_msd; /* dword 39*/
632  u32 rx_chute1_packets; /* dword 40*/
633  u32 rx_chute2_packets; /* dword 41*/
634  u32 rx_chute3_packets; /* dword 42*/
635  u32 rx_management_packets; /* dword 43*/
639  u32 tx_bytes_lsd; /* dword 47*/
640  u32 tx_bytes_msd; /* dword 48*/
641  u32 tx_unicastframes; /* dword 49*/
642  u32 tx_multicastframes; /* dword 50*/
643  u32 tx_broadcastframes; /* dword 51*/
644  u32 tx_pauseframes; /* dword 52*/
645  u32 tx_controlframes; /* dword 53*/
646  u32 tx_64_byte_packets; /* dword 54*/
656  u32 rx_fifo_overflow; /* dword 64*/
658 };
659 
662  u32 rx_drops_no_pbuf; /* dword 132*/
663  u32 rx_drops_no_txpb; /* dword 133*/
664  u32 rx_drops_no_erx_descr; /* dword 134*/
665  u32 rx_drops_no_tpre_descr; /* dword 135*/
674  u32 rx_drops_too_many_frags; /* dword 144*/
675  u32 rx_drops_invalid_ring; /* dword 145*/
676  u32 forwarded_packets; /* dword 146*/
677  u32 rx_drops_mtu; /* dword 147*/
678  u32 rsvd0[7];
681  u32 rsvd1[6];
682 };
683 
685  u32 rx_drops_no_fragments[44]; /* dwordS 0 to 43*/
686  u32 rsvd[4];
687 };
688 
691  u32 rsvd[5];
692 };
693 
696  u32 rsvd[48];
699 };
700 
703  u8 rsvd[sizeof(struct be_hw_stats_v0)];
704 };
705 
709 };
710 
781  u32 rsvd_69; /* Word 69 is reserved */
876 };
877 
882 };
883 
886  union {
888  u8 rsvd[sizeof(struct lancer_pport_stats)];
889  } cmd_params;
890 };
891 
895 };
896 
897 static inline struct lancer_pport_stats*
898  pport_stats_from_cmd(struct be_adapter *adapter)
899 {
900  struct lancer_cmd_resp_pport_stats *cmd = adapter->stats_cmd.va;
901  return &cmd->pport_stats;
902 }
903 
906  u8 rsvd[8];
907 };
908 
914  u8 on_die_temperature; /* in degrees centigrade*/
915  u8 rsvd1[3];
916 };
917 
925 } __packed;
926 
927 /******************* RX FILTER ******************************/
928 #define BE_MAX_MC 64 /* set mcast promisc if > 64 */
929 struct macaddr {
931 };
932 
942 };
943 
944 /******************** Link Status Query *******************/
948 };
949 
950 enum {
954 };
955 
956 enum {
957  PHY_LINK_SPEED_ZERO = 0x0, /* => No link */
962 };
963 
974  u8 rsvd1[3];
975 } __packed;
976 
977 /******************** Port Identification ***************************/
978 /* Identifies the type of port attached to NIC */
983 };
984 
985 enum {
986  TR_PAGE_A0 = 0xa0,
987  TR_PAGE_A2 = 0xa2
988 };
989 
994  struct data {
999  u8 rsvd0[3];
1011  } data;
1012 };
1013 
1014 /******************** Get FW Version *******************/
1019 } __packed;
1020 
1025 } __packed;
1026 
1027 /******************** Set Flow Contrl *******************/
1032 } __packed;
1033 
1034 /******************** Get Flow Contrl *******************/
1038 };
1039 
1044 } __packed;
1045 
1046 /******************** Modify EQ Delay *******************/
1050  struct {
1054  } delay[8];
1055 } __packed;
1056 
1060 } __packed;
1061 
1062 /******************** Get FW Config *******************/
1063 #define BE_FUNCTION_CAPS_RSS 0x2
1064 /* The HW can come up in either of the following multi-channel modes
1065  * based on the skew/IPL.
1066  */
1067 #define RDMA_ENABLED 0x4
1068 #define FLEX10_MODE 0x400
1069 #define VNIC_MODE 0x20000
1070 #define UMC_ENABLED 0x1000000
1073  u32 rsvd[31];
1074 };
1075 
1082  u32 rsvd[26];
1084 };
1085 
1086 /******************** RSS Config ****************************************/
1087 /* RSS type Input parameters used to compute RX hash
1088  * RSS_ENABLE_IPV4 SRC IPv4, DST IPv4
1089  * RSS_ENABLE_TCP_IPV4 SRC IPv4, DST IPv4, TCP SRC PORT, TCP DST PORT
1090  * RSS_ENABLE_IPV6 SRC IPv6, DST IPv6
1091  * RSS_ENABLE_TCP_IPV6 SRC IPv6, DST IPv6, TCP SRC PORT, TCP DST PORT
1092  * RSS_ENABLE_UDP_IPV4 SRC IPv4, DST IPv4, UDP SRC PORT, UDP DST PORT
1093  * RSS_ENABLE_UDP_IPV6 SRC IPv6, DST IPv6, UDP SRC PORT, UDP DST PORT
1094  *
1095  * When multiple RSS types are enabled, HW picks the best hash policy
1096  * based on the type of the received packet.
1097  */
1098 #define RSS_ENABLE_NONE 0x0
1099 #define RSS_ENABLE_IPV4 0x1
1100 #define RSS_ENABLE_TCP_IPV4 0x2
1101 #define RSS_ENABLE_IPV6 0x4
1102 #define RSS_ENABLE_TCP_IPV6 0x8
1103 #define RSS_ENABLE_UDP_IPV4 0x10
1104 #define RSS_ENABLE_UDP_IPV6 0x20
1105 
1111  u32 hash[10];
1114  u8 rsvd0[3];
1115 };
1116 
1117 /******************** Port Beacon ***************************/
1118 
1119 #define BEACON_STATE_ENABLED 0x1
1120 #define BEACON_STATE_DISABLED 0x0
1121 
1128 } __packed;
1129 
1133 } __packed;
1134 
1140 } __packed;
1141 
1145  u8 rsvd0[3];
1146 } __packed;
1147 
1148 /****************** Firmware Flash ******************/
1155 };
1156 
1160 };
1161 
1162 /**************** Lancer Firmware Flash ************/
1167 } __packed;
1168 
1178 };
1179 
1180 #define LANCER_NO_RESET_NEEDED 0x00
1181 #define LANCER_FW_RESET_NEEDED 0x02
1185  u8 rsvd1[2];
1188  u8 rsvd2[2];
1193  u8 rsvd3[3];
1194 };
1195 
1196 /************************ Lancer Read FW info **************/
1197 #define LANCER_READ_FILE_CHUNK (32*1024)
1198 #define LANCER_READ_FILE_EOF_MASK 0x80000000
1199 
1200 #define LANCER_FW_DUMP_FILE "/dbg/dump.bin"
1201 #define LANCER_VPD_PF_FILE "/vpd/ntr_pf.vpd"
1202 #define LANCER_VPD_VF_FILE "/vpd/ntr_vf.vpd"
1203 
1213 };
1214 
1218  u8 rsvd1[2];
1221  u8 rsvd2[2];
1226 };
1227 
1228 /************************ WOL *******************************/
1231  u32 rsvd0[145];
1233  u8 rsvd2[2];
1234 } __packed;
1235 
1238  u8 rsvd0[2];
1240  u8 rsvd1[5];
1241  u32 rsvd2[288];
1243  u8 rsvd3[22];
1244 } __packed;
1245 
1248  u8 rsvd0[2];
1250  u8 rsvd1[5];
1251  u32 rsvd2[295];
1252 } __packed;
1253 
1254 #define BE_GET_WOL_CAP 2
1255 
1256 #define BE_WOL_CAP 0x1
1257 #define BE_PME_D0_CAP 0x8
1258 #define BE_PME_D1_CAP 0x10
1259 #define BE_PME_D2_CAP 0x20
1260 #define BE_PME_D3HOT_CAP 0x40
1261 #define BE_PME_D3COLD_CAP 0x80
1262 
1263 /********************** LoopBack test *********************/
1272 };
1273 
1281 };
1282 
1289 };
1290 
1293  u8 rsvd0[4];
1294 };
1295 
1296 /********************** DDR DMA test *********************/
1302  u8 snd_buff[4096];
1303  u8 rsvd1[4096];
1304 };
1305 
1311  u8 rsvd0[4096];
1312  u8 rcv_buff[4096];
1313 };
1314 
1315 /*********************** SEEPROM Read ***********************/
1316 
1317 #define BE_READ_SEEPROM_LEN 1024
1321 };
1322 
1326 };
1327 
1328 enum {
1340 };
1341 
1342 #define BE_SUPPORTED_SPEED_NONE 0
1343 #define BE_SUPPORTED_SPEED_10MBPS 1
1344 #define BE_SUPPORTED_SPEED_100MBPS 2
1345 #define BE_SUPPORTED_SPEED_1GBPS 4
1346 #define BE_SUPPORTED_SPEED_10GBPS 8
1347 
1348 #define BE_AN_EN 0x2
1349 #define BE_PAUSE_SYM_EN 0x80
1350 
1351 /* MAC speed valid values */
1352 #define SPEED_DEFAULT 0x0
1353 #define SPEED_FORCED_10GB 0x1
1354 #define SPEED_FORCED_1GB 0x2
1355 #define SPEED_AUTONEG_10GB 0x3
1356 #define SPEED_AUTONEG_1GB 0x4
1357 #define SPEED_AUTONEG_100MB 0x5
1358 #define SPEED_AUTONEG_10GB_1GB 0x6
1359 #define SPEED_AUTONEG_10GB_1GB_100MB 0x7
1360 #define SPEED_AUTONEG_1GB_100MB 0x8
1361 #define SPEED_AUTONEG_10MB 0x9
1362 #define SPEED_AUTONEG_1GB_100MB_10MB 0xa
1363 #define SPEED_AUTONEG_100MB_10MB 0xb
1364 #define SPEED_FORCED_100MB 0xc
1365 #define SPEED_FORCED_10MB 0xd
1366 
1369  u8 rsvd0[24];
1370 };
1371 
1372 struct be_phy_info {
1381 };
1382 
1386 };
1387 
1388 /*********************** Set QOS ***********************/
1389 
1390 #define BE_QOS_BITS_NIC 1
1391 
1396  u32 rsvd[7];
1397 };
1398 
1402 };
1403 
1404 /*********************** Controller Attributes ***********************/
1407 };
1408 
1412 };
1413 
1414 /*********************** Set driver function ***********************/
1415 #define CAPABILITY_SW_TIMESTAMPS 2
1416 #define CAPABILITY_BE3_NATIVE_ERX_API 4
1417 
1422  u8 rsvd[212];
1423 };
1424 
1429  u8 rsvd[212];
1430 };
1431 
1432 /******************** GET/SET_MACLIST **************************/
1433 #define BE_MAX_MAC 64
1440  u32 rsvd[3];
1441 } __packed;
1442 
1445  union {
1447  struct {
1448  u8 rsvd[2];
1450  } __packed s_mac_id;
1452 } __packed;
1453 
1456  struct get_list_macaddr fd_macaddr; /* Factory default mac */
1457  struct get_list_macaddr macid_macaddr; /* soft mac */
1462  /* perm override mac */
1464 } __packed;
1465 
1472 } __packed;
1473 
1474 /*********************** HSW Config ***********************/
1477  u8 rsvd0[14];
1480  u8 rsvd2[16];
1481  u8 pvid[16];
1482  u8 rsvd3[32];
1483  u8 rsvd4[32];
1484  u8 rsvd5[32];
1485 } __packed;
1486 
1489  u8 context[sizeof(struct amap_set_hsw_context) / 8];
1490 } __packed;
1491 
1495 };
1496 
1499  u8 rsvd0[14];
1502 } __packed;
1503 
1505  u8 rsvd1[16];
1506  u8 pvid[16];
1507  u8 rsvd2[32];
1508  u8 rsvd3[32];
1509  u8 rsvd4[32];
1510 } __packed;
1511 
1514  u8 context[sizeof(struct amap_get_hsw_req_context) / 8];
1515 } __packed;
1516 
1519  u8 context[sizeof(struct amap_get_hsw_resp_context) / 8];
1521 };
1522 
1523 /******************* get port names ***************/
1527 };
1528 
1532 };
1533 
1534 /*************** HW Stats Get v1 **********************************/
1535 #define BE_TXP_SW_SZ 48
1537  u32 rsvd0[12];
1552  u32 rsvd1[10];
1564  u32 rsvd4[10];
1570 };
1571 
1572 
1585  u32 rsvd2[14];
1586 };
1587 
1589  u32 rx_drops_no_fragments[68]; /* dwordS 0 to 67*/
1590  u32 rsvd[4];
1591 };
1592 
1598  u32 rsvd1[18];
1599 };
1600 
1603  u8 rsvd[sizeof(struct be_hw_stats_v1)];
1604 };
1605 
1609 };
1610 
1611 static inline void *hw_stats_from_cmd(struct be_adapter *adapter)
1612 {
1613  if (adapter->generation == BE_GEN3) {
1614  struct be_cmd_resp_get_stats_v1 *cmd = adapter->stats_cmd.va;
1615 
1616  return &cmd->hw_stats;
1617  } else {
1618  struct be_cmd_resp_get_stats_v0 *cmd = adapter->stats_cmd.va;
1619 
1620  return &cmd->hw_stats;
1621  }
1622 }
1623 
1624 static inline void *be_erx_stats_from_cmd(struct be_adapter *adapter)
1625 {
1626  if (adapter->generation == BE_GEN3) {
1627  struct be_hw_stats_v1 *hw_stats = hw_stats_from_cmd(adapter);
1628 
1629  return &hw_stats->erx;
1630  } else {
1631  struct be_hw_stats_v0 *hw_stats = hw_stats_from_cmd(adapter);
1632 
1633  return &hw_stats->erx;
1634  }
1635 }
1636 
1637 
1638 /************** get fat capabilites *******************/
1639 #define MAX_MODULES 27
1640 #define MAX_MODES 4
1641 #define MODE_UART 0
1642 #define FW_LOG_LEVEL_DEFAULT 48
1643 #define FW_LOG_LEVEL_FATAL 64
1644 
1651 } __packed;
1652 
1658 } __packed;
1659 
1670 } __packed;
1671 
1675 };
1676 
1680 };
1681 
1685 };
1686 
1687 extern int be_pci_fnum_get(struct be_adapter *adapter);
1688 extern int be_fw_wait_ready(struct be_adapter *adapter);
1689 extern int be_cmd_mac_addr_query(struct be_adapter *adapter, u8 *mac_addr,
1690  bool permanent, u32 if_handle, u32 pmac_id);
1691 extern int be_cmd_pmac_add(struct be_adapter *adapter, u8 *mac_addr,
1692  u32 if_id, u32 *pmac_id, u32 domain);
1693 extern int be_cmd_pmac_del(struct be_adapter *adapter, u32 if_id,
1694  int pmac_id, u32 domain);
1695 extern int be_cmd_if_create(struct be_adapter *adapter, u32 cap_flags,
1696  u32 en_flags, u32 *if_handle, u32 domain);
1697 extern int be_cmd_if_destroy(struct be_adapter *adapter, int if_handle,
1698  u32 domain);
1699 extern int be_cmd_eq_create(struct be_adapter *adapter,
1700  struct be_queue_info *eq, int eq_delay);
1701 extern int be_cmd_cq_create(struct be_adapter *adapter,
1702  struct be_queue_info *cq, struct be_queue_info *eq,
1703  bool no_delay, int num_cqe_dma_coalesce);
1704 extern int be_cmd_mccq_create(struct be_adapter *adapter,
1705  struct be_queue_info *mccq,
1706  struct be_queue_info *cq);
1707 extern int be_cmd_txq_create(struct be_adapter *adapter,
1708  struct be_queue_info *txq,
1709  struct be_queue_info *cq);
1710 extern int be_cmd_rxq_create(struct be_adapter *adapter,
1711  struct be_queue_info *rxq, u16 cq_id,
1712  u16 frag_size, u32 if_id, u32 rss, u8 *rss_id);
1713 extern int be_cmd_q_destroy(struct be_adapter *adapter, struct be_queue_info *q,
1714  int type);
1715 extern int be_cmd_rxq_destroy(struct be_adapter *adapter,
1716  struct be_queue_info *q);
1717 extern int be_cmd_link_status_query(struct be_adapter *adapter, u16 *link_speed,
1718  u8 *link_status, u32 dom);
1719 extern int be_cmd_reset(struct be_adapter *adapter);
1720 extern int be_cmd_get_stats(struct be_adapter *adapter,
1721  struct be_dma_mem *nonemb_cmd);
1722 extern int lancer_cmd_get_pport_stats(struct be_adapter *adapter,
1723  struct be_dma_mem *nonemb_cmd);
1724 extern int be_cmd_get_fw_ver(struct be_adapter *adapter, char *fw_ver,
1725  char *fw_on_flash);
1726 
1727 extern int be_cmd_modify_eqd(struct be_adapter *adapter, u32 eq_id, u32 eqd);
1728 extern int be_cmd_vlan_config(struct be_adapter *adapter, u32 if_id,
1729  u16 *vtag_array, u32 num, bool untagged,
1730  bool promiscuous);
1731 extern int be_cmd_rx_filter(struct be_adapter *adapter, u32 flags, u32 status);
1732 extern int be_cmd_set_flow_control(struct be_adapter *adapter,
1733  u32 tx_fc, u32 rx_fc);
1734 extern int be_cmd_get_flow_control(struct be_adapter *adapter,
1735  u32 *tx_fc, u32 *rx_fc);
1736 extern int be_cmd_query_fw_cfg(struct be_adapter *adapter,
1737  u32 *port_num, u32 *function_mode, u32 *function_caps);
1738 extern int be_cmd_reset_function(struct be_adapter *adapter);
1739 extern int be_cmd_rss_config(struct be_adapter *adapter, u8 *rsstable,
1740  u16 table_size);
1741 extern int be_process_mcc(struct be_adapter *adapter);
1742 extern int be_cmd_set_beacon_state(struct be_adapter *adapter,
1744 extern int be_cmd_get_beacon_state(struct be_adapter *adapter,
1745  u8 port_num, u32 *state);
1746 extern int be_cmd_write_flashrom(struct be_adapter *adapter,
1747  struct be_dma_mem *cmd, u32 flash_oper,
1748  u32 flash_opcode, u32 buf_size);
1749 extern int lancer_cmd_write_object(struct be_adapter *adapter,
1750  struct be_dma_mem *cmd,
1752  const char *obj_name,
1753  u32 *data_written, u8 *change_status,
1754  u8 *addn_status);
1755 int lancer_cmd_read_object(struct be_adapter *adapter, struct be_dma_mem *cmd,
1756  u32 data_size, u32 data_offset, const char *obj_name,
1757  u32 *data_read, u32 *eof, u8 *addn_status);
1758 int be_cmd_get_flash_crc(struct be_adapter *adapter, u8 *flashed_crc,
1759  int offset);
1760 extern int be_cmd_enable_magic_wol(struct be_adapter *adapter, u8 *mac,
1761  struct be_dma_mem *nonemb_cmd);
1762 extern int be_cmd_fw_init(struct be_adapter *adapter);
1763 extern int be_cmd_fw_clean(struct be_adapter *adapter);
1764 extern void be_async_mcc_enable(struct be_adapter *adapter);
1765 extern void be_async_mcc_disable(struct be_adapter *adapter);
1766 extern int be_cmd_loopback_test(struct be_adapter *adapter, u32 port_num,
1767  u32 loopback_type, u32 pkt_size,
1768  u32 num_pkts, u64 pattern);
1769 extern int be_cmd_ddr_dma_test(struct be_adapter *adapter, u64 pattern,
1770  u32 byte_cnt, struct be_dma_mem *cmd);
1771 extern int be_cmd_get_seeprom_data(struct be_adapter *adapter,
1772  struct be_dma_mem *nonemb_cmd);
1773 extern int be_cmd_set_loopback(struct be_adapter *adapter, u8 port_num,
1774  u8 loopback_type, u8 enable);
1775 extern int be_cmd_get_phy_info(struct be_adapter *adapter);
1776 extern int be_cmd_set_qos(struct be_adapter *adapter, u32 bps, u32 domain);
1777 extern void be_detect_error(struct be_adapter *adapter);
1778 extern int be_cmd_get_die_temperature(struct be_adapter *adapter);
1779 extern int be_cmd_get_cntl_attributes(struct be_adapter *adapter);
1780 extern int be_cmd_req_native_mode(struct be_adapter *adapter);
1781 extern int be_cmd_get_reg_len(struct be_adapter *adapter, u32 *log_size);
1782 extern void be_cmd_get_regs(struct be_adapter *adapter, u32 buf_len, void *buf);
1783 extern int be_cmd_get_mac_from_list(struct be_adapter *adapter, u8 *mac,
1784  bool *pmac_id_active, u32 *pmac_id,
1785  u8 domain);
1786 extern int be_cmd_set_mac_list(struct be_adapter *adapter, u8 *mac_array,
1787  u8 mac_count, u32 domain);
1788 extern int be_cmd_set_hsw_config(struct be_adapter *adapter, u16 pvid,
1789  u32 domain, u16 intf_id);
1790 extern int be_cmd_get_hsw_config(struct be_adapter *adapter, u16 *pvid,
1791  u32 domain, u16 intf_id);
1792 extern int be_cmd_get_acpi_wol_cap(struct be_adapter *adapter);
1793 extern int be_cmd_get_ext_fat_capabilites(struct be_adapter *adapter,
1794  struct be_dma_mem *cmd);
1795 extern int be_cmd_set_ext_fat_capabilites(struct be_adapter *adapter,
1796  struct be_dma_mem *cmd,
1797  struct be_fat_conf_params *cfgs);
1798 extern int lancer_wait_ready(struct be_adapter *adapter);
1799 extern int lancer_test_and_set_rdy_state(struct be_adapter *adapter);
1800 extern int be_cmd_query_port_name(struct be_adapter *adapter, u8 *port_name);
1801