|
Linux Kernel
3.7.1
|
All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
|
Linux Kernel
3.7.1
|
Go to the source code of this file.
Data Structures | |
| struct | t4_status_page |
| union | t4_wr |
| union | t4_recv_wr |
| struct | t4_cqe |
| struct | t4_swsqe |
| struct | t4_sq |
| struct | t4_swrqe |
| struct | t4_rq |
| struct | t4_wq |
| struct | t4_cq |
Macros | |
| #define | T4_MAX_NUM_QP (1<<16) |
| #define | T4_MAX_NUM_CQ (1<<15) |
| #define | T4_MAX_NUM_PD (1<<15) |
| #define | T4_EQ_STATUS_ENTRIES (L1_CACHE_BYTES > 64 ? 2 : 1) |
| #define | T4_MAX_EQ_SIZE (65520 - T4_EQ_STATUS_ENTRIES) |
| #define | T4_MAX_IQ_SIZE (65520 - 1) |
| #define | T4_MAX_RQ_SIZE (8192 - T4_EQ_STATUS_ENTRIES) |
| #define | T4_MAX_SQ_SIZE (T4_MAX_EQ_SIZE - 1) |
| #define | T4_MAX_QP_DEPTH (T4_MAX_RQ_SIZE - 1) |
| #define | T4_MAX_CQ_DEPTH (T4_MAX_IQ_SIZE - 1) |
| #define | T4_MAX_NUM_STAG (1<<15) |
| #define | T4_MAX_MR_SIZE (~0ULL - 1) |
| #define | T4_PAGESIZE_MASK 0xffff000 /* 4KB-128MB */ |
| #define | T4_STAG_UNSET 0xffffffff |
| #define | T4_FW_MAJ 0 |
| #define | T4_EQ_STATUS_ENTRIES (L1_CACHE_BYTES > 64 ? 2 : 1) |
| #define | A_PCIE_MA_SYNC 0x30b4 |
| #define | T4_EQ_ENTRY_SIZE 64 |
| #define | T4_SQ_NUM_SLOTS 5 |
| #define | T4_SQ_NUM_BYTES (T4_EQ_ENTRY_SIZE * T4_SQ_NUM_SLOTS) |
| #define | T4_MAX_SEND_SGE |
| #define | T4_MAX_SEND_INLINE |
| #define | T4_MAX_WRITE_INLINE |
| #define | T4_MAX_WRITE_SGE |
| #define | T4_MAX_FR_IMMD |
| #define | T4_MAX_FR_DEPTH (T4_MAX_FR_IMMD / sizeof(u64)) |
| #define | T4_RQ_NUM_SLOTS 2 |
| #define | T4_RQ_NUM_BYTES (T4_EQ_ENTRY_SIZE * T4_RQ_NUM_SLOTS) |
| #define | T4_MAX_RECV_SGE 4 |
| #define | T4_ERR_SUCCESS 0x0 |
| #define | T4_ERR_STAG 0x1 /* STAG invalid: either the */ |
| #define | T4_ERR_PDID 0x2 /* PDID mismatch */ |
| #define | T4_ERR_QPID 0x3 /* QPID mismatch */ |
| #define | T4_ERR_ACCESS 0x4 /* Invalid access right */ |
| #define | T4_ERR_WRAP 0x5 /* Wrap error */ |
| #define | T4_ERR_BOUND 0x6 /* base and bounds voilation */ |
| #define | T4_ERR_INVALIDATE_SHARED_MR 0x7 /* attempt to invalidate a */ |
| #define | T4_ERR_INVALIDATE_MR_WITH_MW_BOUND 0x8 /* attempt to invalidate a */ |
| #define | T4_ERR_ECC 0x9 /* ECC error detected */ |
| #define | T4_ERR_ECC_PSTAG 0xA /* ECC error detected when */ |
| #define | T4_ERR_PBL_ADDR_BOUND 0xB /* pbl addr out of bounds: */ |
| #define | T4_ERR_SWFLUSH 0xC /* SW FLUSHED */ |
| #define | T4_ERR_CRC 0x10 /* CRC error */ |
| #define | T4_ERR_MARKER 0x11 /* Marker error */ |
| #define | T4_ERR_PDU_LEN_ERR 0x12 /* invalid PDU length */ |
| #define | T4_ERR_OUT_OF_RQE 0x13 /* out of RQE */ |
| #define | T4_ERR_DDP_VERSION 0x14 /* wrong DDP version */ |
| #define | T4_ERR_RDMA_VERSION 0x15 /* wrong RDMA version */ |
| #define | T4_ERR_OPCODE 0x16 /* invalid rdma opcode */ |
| #define | T4_ERR_DDP_QUEUE_NUM 0x17 /* invalid ddp queue number */ |
| #define | T4_ERR_MSN 0x18 /* MSN error */ |
| #define | T4_ERR_TBIT 0x19 /* tag bit not set correctly */ |
| #define | T4_ERR_MO 0x1A /* MO not 0 for TERMINATE */ |
| #define | T4_ERR_MSN_GAP 0x1B |
| #define | T4_ERR_MSN_RANGE 0x1C |
| #define | T4_ERR_IRD_OVERFLOW 0x1D |
| #define | T4_ERR_RQE_ADDR_BOUND 0x1E /* RQE addr out of bounds: */ |
| #define | T4_ERR_INTERNAL_ERR 0x1F /* internal error (opcode */ |
| #define | S_CQE_QPID 12 |
| #define | M_CQE_QPID 0xFFFFF |
| #define | G_CQE_QPID(x) ((((x) >> S_CQE_QPID)) & M_CQE_QPID) |
| #define | V_CQE_QPID(x) ((x)<<S_CQE_QPID) |
| #define | S_CQE_SWCQE 11 |
| #define | M_CQE_SWCQE 0x1 |
| #define | G_CQE_SWCQE(x) ((((x) >> S_CQE_SWCQE)) & M_CQE_SWCQE) |
| #define | V_CQE_SWCQE(x) ((x)<<S_CQE_SWCQE) |
| #define | S_CQE_STATUS 5 |
| #define | M_CQE_STATUS 0x1F |
| #define | G_CQE_STATUS(x) ((((x) >> S_CQE_STATUS)) & M_CQE_STATUS) |
| #define | V_CQE_STATUS(x) ((x)<<S_CQE_STATUS) |
| #define | S_CQE_TYPE 4 |
| #define | M_CQE_TYPE 0x1 |
| #define | G_CQE_TYPE(x) ((((x) >> S_CQE_TYPE)) & M_CQE_TYPE) |
| #define | V_CQE_TYPE(x) ((x)<<S_CQE_TYPE) |
| #define | S_CQE_OPCODE 0 |
| #define | M_CQE_OPCODE 0xF |
| #define | G_CQE_OPCODE(x) ((((x) >> S_CQE_OPCODE)) & M_CQE_OPCODE) |
| #define | V_CQE_OPCODE(x) ((x)<<S_CQE_OPCODE) |
| #define | SW_CQE(x) (G_CQE_SWCQE(be32_to_cpu((x)->header))) |
| #define | CQE_QPID(x) (G_CQE_QPID(be32_to_cpu((x)->header))) |
| #define | CQE_TYPE(x) (G_CQE_TYPE(be32_to_cpu((x)->header))) |
| #define | SQ_TYPE(x) (CQE_TYPE((x))) |
| #define | RQ_TYPE(x) (!CQE_TYPE((x))) |
| #define | CQE_STATUS(x) (G_CQE_STATUS(be32_to_cpu((x)->header))) |
| #define | CQE_OPCODE(x) (G_CQE_OPCODE(be32_to_cpu((x)->header))) |
| #define | CQE_SEND_OPCODE(x) |
| #define | CQE_LEN(x) (be32_to_cpu((x)->len)) |
| #define | CQE_WRID_STAG(x) (be32_to_cpu((x)->u.rcqe.stag)) |
| #define | CQE_WRID_MSN(x) (be32_to_cpu((x)->u.rcqe.msn)) |
| #define | CQE_WRID_SQ_IDX(x) ((x)->u.scqe.cidx) |
| #define | CQE_WRID_HI(x) ((x)->u.gen.wrid_hi) |
| #define | CQE_WRID_LOW(x) ((x)->u.gen.wrid_low) |
| #define | S_CQE_GENBIT 63 |
| #define | M_CQE_GENBIT 0x1 |
| #define | G_CQE_GENBIT(x) (((x) >> S_CQE_GENBIT) & M_CQE_GENBIT) |
| #define | V_CQE_GENBIT(x) ((x)<<S_CQE_GENBIT) |
| #define | S_CQE_OVFBIT 62 |
| #define | M_CQE_OVFBIT 0x1 |
| #define | G_CQE_OVFBIT(x) ((((x) >> S_CQE_OVFBIT)) & M_CQE_OVFBIT) |
| #define | S_CQE_IQTYPE 60 |
| #define | M_CQE_IQTYPE 0x3 |
| #define | G_CQE_IQTYPE(x) ((((x) >> S_CQE_IQTYPE)) & M_CQE_IQTYPE) |
| #define | M_CQE_TS 0x0fffffffffffffffULL |
| #define | G_CQE_TS(x) ((x) & M_CQE_TS) |
| #define | CQE_OVFBIT(x) ((unsigned)G_CQE_OVFBIT(be64_to_cpu((x)->bits_type_ts))) |
| #define | CQE_GENBIT(x) ((unsigned)G_CQE_GENBIT(be64_to_cpu((x)->bits_type_ts))) |
| #define | CQE_TS(x) (G_CQE_TS(be64_to_cpu((x)->bits_type_ts))) |
Enumerations | |
| enum | { T4_SQ_ONCHIP = (1<<0) } |
| #define CQE_GENBIT | ( | x | ) | ((unsigned)G_CQE_GENBIT(be64_to_cpu((x)->bits_type_ts))) |
| #define CQE_OPCODE | ( | x | ) | (G_CQE_OPCODE(be32_to_cpu((x)->header))) |
| #define CQE_OVFBIT | ( | x | ) | ((unsigned)G_CQE_OVFBIT(be64_to_cpu((x)->bits_type_ts))) |
| #define CQE_QPID | ( | x | ) | (G_CQE_QPID(be32_to_cpu((x)->header))) |
| #define CQE_SEND_OPCODE | ( | x | ) |
| #define CQE_STATUS | ( | x | ) | (G_CQE_STATUS(be32_to_cpu((x)->header))) |
| #define CQE_TYPE | ( | x | ) | (G_CQE_TYPE(be32_to_cpu((x)->header))) |
| #define CQE_WRID_MSN | ( | x | ) | (be32_to_cpu((x)->u.rcqe.msn)) |
| #define CQE_WRID_STAG | ( | x | ) | (be32_to_cpu((x)->u.rcqe.stag)) |
| #define G_CQE_GENBIT | ( | x | ) | (((x) >> S_CQE_GENBIT) & M_CQE_GENBIT) |
| #define G_CQE_IQTYPE | ( | x | ) | ((((x) >> S_CQE_IQTYPE)) & M_CQE_IQTYPE) |
| #define G_CQE_OPCODE | ( | x | ) | ((((x) >> S_CQE_OPCODE)) & M_CQE_OPCODE) |
| #define G_CQE_OVFBIT | ( | x | ) | ((((x) >> S_CQE_OVFBIT)) & M_CQE_OVFBIT) |
| #define G_CQE_QPID | ( | x | ) | ((((x) >> S_CQE_QPID)) & M_CQE_QPID) |
| #define G_CQE_STATUS | ( | x | ) | ((((x) >> S_CQE_STATUS)) & M_CQE_STATUS) |
| #define G_CQE_SWCQE | ( | x | ) | ((((x) >> S_CQE_SWCQE)) & M_CQE_SWCQE) |
| #define G_CQE_TYPE | ( | x | ) | ((((x) >> S_CQE_TYPE)) & M_CQE_TYPE) |
| #define SW_CQE | ( | x | ) | (G_CQE_SWCQE(be32_to_cpu((x)->header))) |
| #define T4_EQ_STATUS_ENTRIES (L1_CACHE_BYTES > 64 ? 2 : 1) |
| #define T4_EQ_STATUS_ENTRIES (L1_CACHE_BYTES > 64 ? 2 : 1) |
| #define T4_ERR_DDP_QUEUE_NUM 0x17 /* invalid ddp queue number */ |
| #define T4_ERR_INVALIDATE_MR_WITH_MW_BOUND 0x8 /* attempt to invalidate a */ |
| #define T4_ERR_INVALIDATE_SHARED_MR 0x7 /* attempt to invalidate a */ |
| #define T4_ERR_PBL_ADDR_BOUND 0xB /* pbl addr out of bounds: */ |
| #define T4_ERR_RQE_ADDR_BOUND 0x1E /* RQE addr out of bounds: */ |
| #define T4_MAX_CQ_DEPTH (T4_MAX_IQ_SIZE - 1) |
| #define T4_MAX_EQ_SIZE (65520 - T4_EQ_STATUS_ENTRIES) |
| #define T4_MAX_FR_DEPTH (T4_MAX_FR_IMMD / sizeof(u64)) |
| #define T4_MAX_FR_IMMD |
| #define T4_MAX_QP_DEPTH (T4_MAX_RQ_SIZE - 1) |
| #define T4_MAX_RQ_SIZE (8192 - T4_EQ_STATUS_ENTRIES) |
| #define T4_MAX_SEND_INLINE |
| #define T4_MAX_SEND_SGE |
| #define T4_MAX_SQ_SIZE (T4_MAX_EQ_SIZE - 1) |
| #define T4_MAX_WRITE_INLINE |
| #define T4_MAX_WRITE_SGE |
| #define T4_RQ_NUM_BYTES (T4_EQ_ENTRY_SIZE * T4_RQ_NUM_SLOTS) |
| #define T4_SQ_NUM_BYTES (T4_EQ_ENTRY_SIZE * T4_SQ_NUM_SLOTS) |
| #define V_CQE_GENBIT | ( | x | ) | ((x)<<S_CQE_GENBIT) |
| #define V_CQE_OPCODE | ( | x | ) | ((x)<<S_CQE_OPCODE) |
| #define V_CQE_QPID | ( | x | ) | ((x)<<S_CQE_QPID) |
| #define V_CQE_STATUS | ( | x | ) | ((x)<<S_CQE_STATUS) |
| #define V_CQE_SWCQE | ( | x | ) | ((x)<<S_CQE_SWCQE) |
| #define V_CQE_TYPE | ( | x | ) | ((x)<<S_CQE_TYPE) |
1.8.2