Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
c-r4k.c
Go to the documentation of this file.
1 /*
2  * This file is subject to the terms and conditions of the GNU General Public
3  * License. See the file "COPYING" in the main directory of this archive
4  * for more details.
5  *
6  * Copyright (C) 1996 David S. Miller ([email protected])
7  * Copyright (C) 1997, 1998, 1999, 2000, 2001, 2002 Ralf Baechle ([email protected])
8  * Copyright (C) 1999, 2000 Silicon Graphics, Inc.
9  */
10 #include <linux/hardirq.h>
11 #include <linux/init.h>
12 #include <linux/highmem.h>
13 #include <linux/kernel.h>
14 #include <linux/linkage.h>
15 #include <linux/sched.h>
16 #include <linux/smp.h>
17 #include <linux/mm.h>
18 #include <linux/module.h>
19 #include <linux/bitops.h>
20 
21 #include <asm/bcache.h>
22 #include <asm/bootinfo.h>
23 #include <asm/cache.h>
24 #include <asm/cacheops.h>
25 #include <asm/cpu.h>
26 #include <asm/cpu-features.h>
27 #include <asm/io.h>
28 #include <asm/page.h>
29 #include <asm/pgtable.h>
30 #include <asm/r4kcache.h>
31 #include <asm/sections.h>
32 #include <asm/mmu_context.h>
33 #include <asm/war.h>
34 #include <asm/cacheflush.h> /* for run_uncached() */
35 #include <asm/traps.h>
36 
37 /*
38  * Special Variant of smp_call_function for use by cache functions:
39  *
40  * o No return value
41  * o collapses to normal function call on UP kernels
42  * o collapses to normal function call on systems with a single shared
43  * primary cache.
44  * o doesn't disable interrupts on the local CPU
45  */
46 static inline void r4k_on_each_cpu(void (*func) (void *info), void *info)
47 {
49 
50 #if !defined(CONFIG_MIPS_MT_SMP) && !defined(CONFIG_MIPS_MT_SMTC)
51  smp_call_function(func, info, 1);
52 #endif
53  func(info);
55 }
56 
57 #if defined(CONFIG_MIPS_CMP)
58 #define cpu_has_safe_index_cacheops 0
59 #else
60 #define cpu_has_safe_index_cacheops 1
61 #endif
62 
63 /*
64  * Must die.
65  */
66 static unsigned long icache_size __read_mostly;
67 static unsigned long dcache_size __read_mostly;
68 static unsigned long scache_size __read_mostly;
69 
70 /*
71  * Dummy cache handling routines for machines without boardcaches
72  */
73 static void cache_noop(void) {}
74 
75 static struct bcache_ops no_sc_ops = {
76  .bc_enable = (void *)cache_noop,
77  .bc_disable = (void *)cache_noop,
78  .bc_wback_inv = (void *)cache_noop,
79  .bc_inv = (void *)cache_noop
80 };
81 
82 struct bcache_ops *bcops = &no_sc_ops;
83 
84 #define cpu_is_r4600_v1_x() ((read_c0_prid() & 0xfffffff0) == 0x00002010)
85 #define cpu_is_r4600_v2_x() ((read_c0_prid() & 0xfffffff0) == 0x00002020)
86 
87 #define R4600_HIT_CACHEOP_WAR_IMPL \
88 do { \
89  if (R4600_V2_HIT_CACHEOP_WAR && cpu_is_r4600_v2_x()) \
90  *(volatile unsigned long *)CKSEG1; \
91  if (R4600_V1_HIT_CACHEOP_WAR) \
92  __asm__ __volatile__("nop;nop;nop;nop"); \
93 } while (0)
94 
95 static void (*r4k_blast_dcache_page)(unsigned long addr);
96 
97 static inline void r4k_blast_dcache_page_dc32(unsigned long addr)
98 {
100  blast_dcache32_page(addr);
101 }
102 
103 static inline void r4k_blast_dcache_page_dc64(unsigned long addr)
104 {
106  blast_dcache64_page(addr);
107 }
108 
109 static void __cpuinit r4k_blast_dcache_page_setup(void)
110 {
111  unsigned long dc_lsize = cpu_dcache_line_size();
112 
113  if (dc_lsize == 0)
114  r4k_blast_dcache_page = (void *)cache_noop;
115  else if (dc_lsize == 16)
116  r4k_blast_dcache_page = blast_dcache16_page;
117  else if (dc_lsize == 32)
118  r4k_blast_dcache_page = r4k_blast_dcache_page_dc32;
119  else if (dc_lsize == 64)
120  r4k_blast_dcache_page = r4k_blast_dcache_page_dc64;
121 }
122 
123 static void (* r4k_blast_dcache_page_indexed)(unsigned long addr);
124 
125 static void __cpuinit r4k_blast_dcache_page_indexed_setup(void)
126 {
127  unsigned long dc_lsize = cpu_dcache_line_size();
128 
129  if (dc_lsize == 0)
130  r4k_blast_dcache_page_indexed = (void *)cache_noop;
131  else if (dc_lsize == 16)
132  r4k_blast_dcache_page_indexed = blast_dcache16_page_indexed;
133  else if (dc_lsize == 32)
134  r4k_blast_dcache_page_indexed = blast_dcache32_page_indexed;
135  else if (dc_lsize == 64)
136  r4k_blast_dcache_page_indexed = blast_dcache64_page_indexed;
137 }
138 
139 static void (* r4k_blast_dcache)(void);
140 
141 static void __cpuinit r4k_blast_dcache_setup(void)
142 {
143  unsigned long dc_lsize = cpu_dcache_line_size();
144 
145  if (dc_lsize == 0)
146  r4k_blast_dcache = (void *)cache_noop;
147  else if (dc_lsize == 16)
148  r4k_blast_dcache = blast_dcache16;
149  else if (dc_lsize == 32)
150  r4k_blast_dcache = blast_dcache32;
151  else if (dc_lsize == 64)
152  r4k_blast_dcache = blast_dcache64;
153 }
154 
155 /* force code alignment (used for TX49XX_ICACHE_INDEX_INV_WAR) */
156 #define JUMP_TO_ALIGN(order) \
157  __asm__ __volatile__( \
158  "b\t1f\n\t" \
159  ".align\t" #order "\n\t" \
160  "1:\n\t" \
161  )
162 #define CACHE32_UNROLL32_ALIGN JUMP_TO_ALIGN(10) /* 32 * 32 = 1024 */
163 #define CACHE32_UNROLL32_ALIGN2 JUMP_TO_ALIGN(11)
164 
165 static inline void blast_r4600_v1_icache32(void)
166 {
167  unsigned long flags;
168 
169  local_irq_save(flags);
170  blast_icache32();
171  local_irq_restore(flags);
172 }
173 
174 static inline void tx49_blast_icache32(void)
175 {
176  unsigned long start = INDEX_BASE;
177  unsigned long end = start + current_cpu_data.icache.waysize;
178  unsigned long ws_inc = 1UL << current_cpu_data.icache.waybit;
179  unsigned long ws_end = current_cpu_data.icache.ways <<
180  current_cpu_data.icache.waybit;
181  unsigned long ws, addr;
182 
184  /* I'm in even chunk. blast odd chunks */
185  for (ws = 0; ws < ws_end; ws += ws_inc)
186  for (addr = start + 0x400; addr < end; addr += 0x400 * 2)
189  /* I'm in odd chunk. blast even chunks */
190  for (ws = 0; ws < ws_end; ws += ws_inc)
191  for (addr = start; addr < end; addr += 0x400 * 2)
193 }
194 
195 static inline void blast_icache32_r4600_v1_page_indexed(unsigned long page)
196 {
197  unsigned long flags;
198 
199  local_irq_save(flags);
200  blast_icache32_page_indexed(page);
201  local_irq_restore(flags);
202 }
203 
204 static inline void tx49_blast_icache32_page_indexed(unsigned long page)
205 {
206  unsigned long indexmask = current_cpu_data.icache.waysize - 1;
207  unsigned long start = INDEX_BASE + (page & indexmask);
208  unsigned long end = start + PAGE_SIZE;
209  unsigned long ws_inc = 1UL << current_cpu_data.icache.waybit;
210  unsigned long ws_end = current_cpu_data.icache.ways <<
211  current_cpu_data.icache.waybit;
212  unsigned long ws, addr;
213 
215  /* I'm in even chunk. blast odd chunks */
216  for (ws = 0; ws < ws_end; ws += ws_inc)
217  for (addr = start + 0x400; addr < end; addr += 0x400 * 2)
220  /* I'm in odd chunk. blast even chunks */
221  for (ws = 0; ws < ws_end; ws += ws_inc)
222  for (addr = start; addr < end; addr += 0x400 * 2)
224 }
225 
226 static void (* r4k_blast_icache_page)(unsigned long addr);
227 
228 static void __cpuinit r4k_blast_icache_page_setup(void)
229 {
230  unsigned long ic_lsize = cpu_icache_line_size();
231 
232  if (ic_lsize == 0)
233  r4k_blast_icache_page = (void *)cache_noop;
234  else if (ic_lsize == 16)
235  r4k_blast_icache_page = blast_icache16_page;
236  else if (ic_lsize == 32)
237  r4k_blast_icache_page = blast_icache32_page;
238  else if (ic_lsize == 64)
239  r4k_blast_icache_page = blast_icache64_page;
240 }
241 
242 
243 static void (* r4k_blast_icache_page_indexed)(unsigned long addr);
244 
245 static void __cpuinit r4k_blast_icache_page_indexed_setup(void)
246 {
247  unsigned long ic_lsize = cpu_icache_line_size();
248 
249  if (ic_lsize == 0)
250  r4k_blast_icache_page_indexed = (void *)cache_noop;
251  else if (ic_lsize == 16)
252  r4k_blast_icache_page_indexed = blast_icache16_page_indexed;
253  else if (ic_lsize == 32) {
255  r4k_blast_icache_page_indexed =
256  blast_icache32_r4600_v1_page_indexed;
258  r4k_blast_icache_page_indexed =
259  tx49_blast_icache32_page_indexed;
260  else
261  r4k_blast_icache_page_indexed =
262  blast_icache32_page_indexed;
263  } else if (ic_lsize == 64)
264  r4k_blast_icache_page_indexed = blast_icache64_page_indexed;
265 }
266 
267 static void (* r4k_blast_icache)(void);
268 
269 static void __cpuinit r4k_blast_icache_setup(void)
270 {
271  unsigned long ic_lsize = cpu_icache_line_size();
272 
273  if (ic_lsize == 0)
274  r4k_blast_icache = (void *)cache_noop;
275  else if (ic_lsize == 16)
276  r4k_blast_icache = blast_icache16;
277  else if (ic_lsize == 32) {
279  r4k_blast_icache = blast_r4600_v1_icache32;
281  r4k_blast_icache = tx49_blast_icache32;
282  else
283  r4k_blast_icache = blast_icache32;
284  } else if (ic_lsize == 64)
285  r4k_blast_icache = blast_icache64;
286 }
287 
288 static void (* r4k_blast_scache_page)(unsigned long addr);
289 
290 static void __cpuinit r4k_blast_scache_page_setup(void)
291 {
292  unsigned long sc_lsize = cpu_scache_line_size();
293 
294  if (scache_size == 0)
295  r4k_blast_scache_page = (void *)cache_noop;
296  else if (sc_lsize == 16)
297  r4k_blast_scache_page = blast_scache16_page;
298  else if (sc_lsize == 32)
299  r4k_blast_scache_page = blast_scache32_page;
300  else if (sc_lsize == 64)
301  r4k_blast_scache_page = blast_scache64_page;
302  else if (sc_lsize == 128)
303  r4k_blast_scache_page = blast_scache128_page;
304 }
305 
306 static void (* r4k_blast_scache_page_indexed)(unsigned long addr);
307 
308 static void __cpuinit r4k_blast_scache_page_indexed_setup(void)
309 {
310  unsigned long sc_lsize = cpu_scache_line_size();
311 
312  if (scache_size == 0)
313  r4k_blast_scache_page_indexed = (void *)cache_noop;
314  else if (sc_lsize == 16)
315  r4k_blast_scache_page_indexed = blast_scache16_page_indexed;
316  else if (sc_lsize == 32)
317  r4k_blast_scache_page_indexed = blast_scache32_page_indexed;
318  else if (sc_lsize == 64)
319  r4k_blast_scache_page_indexed = blast_scache64_page_indexed;
320  else if (sc_lsize == 128)
321  r4k_blast_scache_page_indexed = blast_scache128_page_indexed;
322 }
323 
324 static void (* r4k_blast_scache)(void);
325 
326 static void __cpuinit r4k_blast_scache_setup(void)
327 {
328  unsigned long sc_lsize = cpu_scache_line_size();
329 
330  if (scache_size == 0)
331  r4k_blast_scache = (void *)cache_noop;
332  else if (sc_lsize == 16)
333  r4k_blast_scache = blast_scache16;
334  else if (sc_lsize == 32)
335  r4k_blast_scache = blast_scache32;
336  else if (sc_lsize == 64)
337  r4k_blast_scache = blast_scache64;
338  else if (sc_lsize == 128)
339  r4k_blast_scache = blast_scache128;
340 }
341 
342 static inline void local_r4k___flush_cache_all(void * args)
343 {
344 #if defined(CONFIG_CPU_LOONGSON2)
345  r4k_blast_scache();
346  return;
347 #endif
348  r4k_blast_dcache();
349  r4k_blast_icache();
350 
351  switch (current_cpu_type()) {
352  case CPU_R4000SC:
353  case CPU_R4000MC:
354  case CPU_R4400SC:
355  case CPU_R4400MC:
356  case CPU_R10000:
357  case CPU_R12000:
358  case CPU_R14000:
359  r4k_blast_scache();
360  }
361 }
362 
363 static void r4k___flush_cache_all(void)
364 {
365  r4k_on_each_cpu(local_r4k___flush_cache_all, NULL);
366 }
367 
368 static inline int has_valid_asid(const struct mm_struct *mm)
369 {
370 #if defined(CONFIG_MIPS_MT_SMP) || defined(CONFIG_MIPS_MT_SMTC)
371  int i;
372 
374  if (cpu_context(i, mm))
375  return 1;
376 
377  return 0;
378 #else
379  return cpu_context(smp_processor_id(), mm);
380 #endif
381 }
382 
383 static void r4k__flush_cache_vmap(void)
384 {
385  r4k_blast_dcache();
386 }
387 
388 static void r4k__flush_cache_vunmap(void)
389 {
390  r4k_blast_dcache();
391 }
392 
393 static inline void local_r4k_flush_cache_range(void * args)
394 {
395  struct vm_area_struct *vma = args;
396  int exec = vma->vm_flags & VM_EXEC;
397 
398  if (!(has_valid_asid(vma->vm_mm)))
399  return;
400 
401  r4k_blast_dcache();
402  if (exec)
403  r4k_blast_icache();
404 }
405 
406 static void r4k_flush_cache_range(struct vm_area_struct *vma,
407  unsigned long start, unsigned long end)
408 {
409  int exec = vma->vm_flags & VM_EXEC;
410 
411  if (cpu_has_dc_aliases || (exec && !cpu_has_ic_fills_f_dc))
412  r4k_on_each_cpu(local_r4k_flush_cache_range, vma);
413 }
414 
415 static inline void local_r4k_flush_cache_mm(void * args)
416 {
417  struct mm_struct *mm = args;
418 
419  if (!has_valid_asid(mm))
420  return;
421 
422  /*
423  * Kludge alert. For obscure reasons R4000SC and R4400SC go nuts if we
424  * only flush the primary caches but R10000 and R12000 behave sane ...
425  * R4000SC and R4400SC indexed S-cache ops also invalidate primary
426  * caches, so we can bail out early.
427  */
428  if (current_cpu_type() == CPU_R4000SC ||
432  r4k_blast_scache();
433  return;
434  }
435 
436  r4k_blast_dcache();
437 }
438 
439 static void r4k_flush_cache_mm(struct mm_struct *mm)
440 {
441  if (!cpu_has_dc_aliases)
442  return;
443 
444  r4k_on_each_cpu(local_r4k_flush_cache_mm, mm);
445 }
446 
449  unsigned long addr;
450  unsigned long pfn;
451 };
452 
453 static inline void local_r4k_flush_cache_page(void *args)
454 {
455  struct flush_cache_page_args *fcp_args = args;
456  struct vm_area_struct *vma = fcp_args->vma;
457  unsigned long addr = fcp_args->addr;
458  struct page *page = pfn_to_page(fcp_args->pfn);
459  int exec = vma->vm_flags & VM_EXEC;
460  struct mm_struct *mm = vma->vm_mm;
461  int map_coherent = 0;
462  pgd_t *pgdp;
463  pud_t *pudp;
464  pmd_t *pmdp;
465  pte_t *ptep;
466  void *vaddr;
467 
468  /*
469  * If ownes no valid ASID yet, cannot possibly have gotten
470  * this page into the cache.
471  */
472  if (!has_valid_asid(mm))
473  return;
474 
475  addr &= PAGE_MASK;
476  pgdp = pgd_offset(mm, addr);
477  pudp = pud_offset(pgdp, addr);
478  pmdp = pmd_offset(pudp, addr);
479  ptep = pte_offset(pmdp, addr);
480 
481  /*
482  * If the page isn't marked valid, the page cannot possibly be
483  * in the cache.
484  */
485  if (!(pte_present(*ptep)))
486  return;
487 
488  if ((mm == current->active_mm) && (pte_val(*ptep) & _PAGE_VALID))
489  vaddr = NULL;
490  else {
491  /*
492  * Use kmap_coherent or kmap_atomic to do flushes for
493  * another ASID than the current one.
494  */
495  map_coherent = (cpu_has_dc_aliases &&
496  page_mapped(page) && !Page_dcache_dirty(page));
497  if (map_coherent)
498  vaddr = kmap_coherent(page, addr);
499  else
500  vaddr = kmap_atomic(page);
501  addr = (unsigned long)vaddr;
502  }
503 
504  if (cpu_has_dc_aliases || (exec && !cpu_has_ic_fills_f_dc)) {
505  r4k_blast_dcache_page(addr);
506  if (exec && !cpu_icache_snoops_remote_store)
507  r4k_blast_scache_page(addr);
508  }
509  if (exec) {
510  if (vaddr && cpu_has_vtag_icache && mm == current->active_mm) {
511  int cpu = smp_processor_id();
512 
513  if (cpu_context(cpu, mm) != 0)
514  drop_mmu_context(mm, cpu);
515  } else
516  r4k_blast_icache_page(addr);
517  }
518 
519  if (vaddr) {
520  if (map_coherent)
521  kunmap_coherent();
522  else
523  kunmap_atomic(vaddr);
524  }
525 }
526 
527 static void r4k_flush_cache_page(struct vm_area_struct *vma,
528  unsigned long addr, unsigned long pfn)
529 {
530  struct flush_cache_page_args args;
531 
532  args.vma = vma;
533  args.addr = addr;
534  args.pfn = pfn;
535 
536  r4k_on_each_cpu(local_r4k_flush_cache_page, &args);
537 }
538 
539 static inline void local_r4k_flush_data_cache_page(void * addr)
540 {
541  r4k_blast_dcache_page((unsigned long) addr);
542 }
543 
544 static void r4k_flush_data_cache_page(unsigned long addr)
545 {
546  if (in_atomic())
547  local_r4k_flush_data_cache_page((void *)addr);
548  else
549  r4k_on_each_cpu(local_r4k_flush_data_cache_page, (void *) addr);
550 }
551 
553  unsigned long start;
554  unsigned long end;
555 };
556 
557 static inline void local_r4k_flush_icache_range(unsigned long start, unsigned long end)
558 {
559  if (!cpu_has_ic_fills_f_dc) {
560  if (end - start >= dcache_size) {
561  r4k_blast_dcache();
562  } else {
564  protected_blast_dcache_range(start, end);
565  }
566  }
567 
568  if (end - start > icache_size)
569  r4k_blast_icache();
570  else
571  protected_blast_icache_range(start, end);
572 }
573 
574 static inline void local_r4k_flush_icache_range_ipi(void *args)
575 {
576  struct flush_icache_range_args *fir_args = args;
577  unsigned long start = fir_args->start;
578  unsigned long end = fir_args->end;
579 
580  local_r4k_flush_icache_range(start, end);
581 }
582 
583 static void r4k_flush_icache_range(unsigned long start, unsigned long end)
584 {
585  struct flush_icache_range_args args;
586 
587  args.start = start;
588  args.end = end;
589 
590  r4k_on_each_cpu(local_r4k_flush_icache_range_ipi, &args);
592 }
593 
594 #ifdef CONFIG_DMA_NONCOHERENT
595 
596 static void r4k_dma_cache_wback_inv(unsigned long addr, unsigned long size)
597 {
598  /* Catch bad driver code */
599  BUG_ON(size == 0);
600 
602  if (size >= scache_size)
603  r4k_blast_scache();
604  else
605  blast_scache_range(addr, addr + size);
606  __sync();
607  return;
608  }
609 
610  /*
611  * Either no secondary cache or the available caches don't have the
612  * subset property so we have to flush the primary caches
613  * explicitly
614  */
615  if (cpu_has_safe_index_cacheops && size >= dcache_size) {
616  r4k_blast_dcache();
617  } else {
619  blast_dcache_range(addr, addr + size);
620  }
621 
622  bc_wback_inv(addr, size);
623  __sync();
624 }
625 
626 static void r4k_dma_cache_inv(unsigned long addr, unsigned long size)
627 {
628  /* Catch bad driver code */
629  BUG_ON(size == 0);
630 
632  if (size >= scache_size)
633  r4k_blast_scache();
634  else {
635  unsigned long lsize = cpu_scache_line_size();
636  unsigned long almask = ~(lsize - 1);
637 
638  /*
639  * There is no clearly documented alignment requirement
640  * for the cache instruction on MIPS processors and
641  * some processors, among them the RM5200 and RM7000
642  * QED processors will throw an address error for cache
643  * hit ops with insufficient alignment. Solved by
644  * aligning the address to cache line size.
645  */
646  cache_op(Hit_Writeback_Inv_SD, addr & almask);
648  (addr + size - 1) & almask);
649  blast_inv_scache_range(addr, addr + size);
650  }
651  __sync();
652  return;
653  }
654 
655  if (cpu_has_safe_index_cacheops && size >= dcache_size) {
656  r4k_blast_dcache();
657  } else {
658  unsigned long lsize = cpu_dcache_line_size();
659  unsigned long almask = ~(lsize - 1);
660 
662  cache_op(Hit_Writeback_Inv_D, addr & almask);
663  cache_op(Hit_Writeback_Inv_D, (addr + size - 1) & almask);
664  blast_inv_dcache_range(addr, addr + size);
665  }
666 
667  bc_inv(addr, size);
668  __sync();
669 }
670 #endif /* CONFIG_DMA_NONCOHERENT */
671 
672 /*
673  * While we're protected against bad userland addresses we don't care
674  * very much about what happens in that case. Usually a segmentation
675  * fault will dump the process later on anyway ...
676  */
677 static void local_r4k_flush_cache_sigtramp(void * arg)
678 {
679  unsigned long ic_lsize = cpu_icache_line_size();
680  unsigned long dc_lsize = cpu_dcache_line_size();
681  unsigned long sc_lsize = cpu_scache_line_size();
682  unsigned long addr = (unsigned long) arg;
683 
685  if (dc_lsize)
686  protected_writeback_dcache_line(addr & ~(dc_lsize - 1));
688  protected_writeback_scache_line(addr & ~(sc_lsize - 1));
689  if (ic_lsize)
690  protected_flush_icache_line(addr & ~(ic_lsize - 1));
692  __asm__ __volatile__ (
693  ".set push\n\t"
694  ".set noat\n\t"
695  ".set mips3\n\t"
696 #ifdef CONFIG_32BIT
697  "la $at,1f\n\t"
698 #endif
699 #ifdef CONFIG_64BIT
700  "dla $at,1f\n\t"
701 #endif
702  "cache %0,($at)\n\t"
703  "nop; nop; nop\n"
704  "1:\n\t"
705  ".set pop"
706  :
707  : "i" (Hit_Invalidate_I));
708  }
710  __asm__ __volatile__ ("sync");
711 }
712 
713 static void r4k_flush_cache_sigtramp(unsigned long addr)
714 {
715  r4k_on_each_cpu(local_r4k_flush_cache_sigtramp, (void *) addr);
716 }
717 
718 static void r4k_flush_icache_all(void)
719 {
721  r4k_blast_icache();
722 }
723 
725  unsigned long vaddr;
726  int size;
727 };
728 
729 static inline void local_r4k_flush_kernel_vmap_range(void *args)
730 {
731  struct flush_kernel_vmap_range_args *vmra = args;
732  unsigned long vaddr = vmra->vaddr;
733  int size = vmra->size;
734 
735  /*
736  * Aliases only affect the primary caches so don't bother with
737  * S-caches or T-caches.
738  */
739  if (cpu_has_safe_index_cacheops && size >= dcache_size)
740  r4k_blast_dcache();
741  else {
743  blast_dcache_range(vaddr, vaddr + size);
744  }
745 }
746 
747 static void r4k_flush_kernel_vmap_range(unsigned long vaddr, int size)
748 {
749  struct flush_kernel_vmap_range_args args;
750 
751  args.vaddr = (unsigned long) vaddr;
752  args.size = size;
753 
754  r4k_on_each_cpu(local_r4k_flush_kernel_vmap_range, &args);
755 }
756 
757 static inline void rm7k_erratum31(void)
758 {
759  const unsigned long ic_lsize = 32;
760  unsigned long addr;
761 
762  /* RM7000 erratum #31. The icache is screwed at startup. */
763  write_c0_taglo(0);
764  write_c0_taghi(0);
765 
766  for (addr = INDEX_BASE; addr <= INDEX_BASE + 4096; addr += ic_lsize) {
767  __asm__ __volatile__ (
768  ".set push\n\t"
769  ".set noreorder\n\t"
770  ".set mips3\n\t"
771  "cache\t%1, 0(%0)\n\t"
772  "cache\t%1, 0x1000(%0)\n\t"
773  "cache\t%1, 0x2000(%0)\n\t"
774  "cache\t%1, 0x3000(%0)\n\t"
775  "cache\t%2, 0(%0)\n\t"
776  "cache\t%2, 0x1000(%0)\n\t"
777  "cache\t%2, 0x2000(%0)\n\t"
778  "cache\t%2, 0x3000(%0)\n\t"
779  "cache\t%1, 0(%0)\n\t"
780  "cache\t%1, 0x1000(%0)\n\t"
781  "cache\t%1, 0x2000(%0)\n\t"
782  "cache\t%1, 0x3000(%0)\n\t"
783  ".set pop\n"
784  :
785  : "r" (addr), "i" (Index_Store_Tag_I), "i" (Fill));
786  }
787 }
788 
789 static inline void alias_74k_erratum(struct cpuinfo_mips *c)
790 {
791  /*
792  * Early versions of the 74K do not update the cache tags on a
793  * vtag miss/ptag hit which can occur in the case of KSEG0/KUSEG
794  * aliases. In this case it is better to treat the cache as always
795  * having aliases.
796  */
797  if ((c->processor_id & 0xff) <= PRID_REV_ENCODE_332(2, 4, 0))
798  c->dcache.flags |= MIPS_CACHE_VTAG;
799  if ((c->processor_id & 0xff) == PRID_REV_ENCODE_332(2, 4, 0))
801  if (((c->processor_id & 0xff00) == PRID_IMP_1074K) &&
802  ((c->processor_id & 0xff) <= PRID_REV_ENCODE_332(1, 1, 0))) {
803  c->dcache.flags |= MIPS_CACHE_VTAG;
805  }
806 }
807 
808 static char *way_string[] __cpuinitdata = { NULL, "direct mapped", "2-way",
809  "3-way", "4-way", "5-way", "6-way", "7-way", "8-way"
810 };
811 
812 static void __cpuinit probe_pcache(void)
813 {
814  struct cpuinfo_mips *c = &current_cpu_data;
815  unsigned int config = read_c0_config();
816  unsigned int prid = read_c0_prid();
817  unsigned long config1;
818  unsigned int lsize;
819 
820  switch (c->cputype) {
821  case CPU_R4600: /* QED style two way caches? */
822  case CPU_R4700:
823  case CPU_R5000:
824  case CPU_NEVADA:
825  icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
826  c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
827  c->icache.ways = 2;
828  c->icache.waybit = __ffs(icache_size/2);
829 
830  dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
831  c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
832  c->dcache.ways = 2;
833  c->dcache.waybit= __ffs(dcache_size/2);
834 
836  break;
837 
838  case CPU_R5432:
839  case CPU_R5500:
840  icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
841  c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
842  c->icache.ways = 2;
843  c->icache.waybit= 0;
844 
845  dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
846  c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
847  c->dcache.ways = 2;
848  c->dcache.waybit = 0;
849 
851  break;
852 
853  case CPU_TX49XX:
854  icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
855  c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
856  c->icache.ways = 4;
857  c->icache.waybit= 0;
858 
859  dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
860  c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
861  c->dcache.ways = 4;
862  c->dcache.waybit = 0;
863 
866  break;
867 
868  case CPU_R4000PC:
869  case CPU_R4000SC:
870  case CPU_R4000MC:
871  case CPU_R4400PC:
872  case CPU_R4400SC:
873  case CPU_R4400MC:
874  case CPU_R4300:
875  icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
876  c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
877  c->icache.ways = 1;
878  c->icache.waybit = 0; /* doesn't matter */
879 
880  dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
881  c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
882  c->dcache.ways = 1;
883  c->dcache.waybit = 0; /* does not matter */
884 
886  break;
887 
888  case CPU_R10000:
889  case CPU_R12000:
890  case CPU_R14000:
891  icache_size = 1 << (12 + ((config & R10K_CONF_IC) >> 29));
892  c->icache.linesz = 64;
893  c->icache.ways = 2;
894  c->icache.waybit = 0;
895 
896  dcache_size = 1 << (12 + ((config & R10K_CONF_DC) >> 26));
897  c->dcache.linesz = 32;
898  c->dcache.ways = 2;
899  c->dcache.waybit = 0;
900 
902  break;
903 
904  case CPU_VR4133:
905  write_c0_config(config & ~VR41_CONF_P4K);
906  case CPU_VR4131:
907  /* Workaround for cache instruction bug of VR4131 */
908  if (c->processor_id == 0x0c80U || c->processor_id == 0x0c81U ||
909  c->processor_id == 0x0c82U) {
910  config |= 0x00400000U;
911  if (c->processor_id == 0x0c80U)
912  config |= VR41_CONF_BP;
913  write_c0_config(config);
914  } else
916 
917  icache_size = 1 << (10 + ((config & CONF_IC) >> 9));
918  c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
919  c->icache.ways = 2;
920  c->icache.waybit = __ffs(icache_size/2);
921 
922  dcache_size = 1 << (10 + ((config & CONF_DC) >> 6));
923  c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
924  c->dcache.ways = 2;
925  c->dcache.waybit = __ffs(dcache_size/2);
926  break;
927 
928  case CPU_VR41XX:
929  case CPU_VR4111:
930  case CPU_VR4121:
931  case CPU_VR4122:
932  case CPU_VR4181:
933  case CPU_VR4181A:
934  icache_size = 1 << (10 + ((config & CONF_IC) >> 9));
935  c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
936  c->icache.ways = 1;
937  c->icache.waybit = 0; /* doesn't matter */
938 
939  dcache_size = 1 << (10 + ((config & CONF_DC) >> 6));
940  c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
941  c->dcache.ways = 1;
942  c->dcache.waybit = 0; /* does not matter */
943 
945  break;
946 
947  case CPU_RM7000:
948  rm7k_erratum31();
949 
950  case CPU_RM9000:
951  icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
952  c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
953  c->icache.ways = 4;
954  c->icache.waybit = __ffs(icache_size / c->icache.ways);
955 
956  dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
957  c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
958  c->dcache.ways = 4;
959  c->dcache.waybit = __ffs(dcache_size / c->dcache.ways);
960 
961 #if !defined(CONFIG_SMP) || !defined(RM9000_CDEX_SMP_WAR)
963 #endif
965  break;
966 
967  case CPU_LOONGSON2:
968  icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
969  c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
970  if (prid & 0x3)
971  c->icache.ways = 4;
972  else
973  c->icache.ways = 2;
974  c->icache.waybit = 0;
975 
976  dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
977  c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
978  if (prid & 0x3)
979  c->dcache.ways = 4;
980  else
981  c->dcache.ways = 2;
982  c->dcache.waybit = 0;
983  break;
984 
985  default:
986  if (!(config & MIPS_CONF_M))
987  panic("Don't know how to probe P-caches on this cpu.");
988 
989  /*
990  * So we seem to be a MIPS32 or MIPS64 CPU
991  * So let's probe the I-cache ...
992  */
993  config1 = read_c0_config1();
994 
995  if ((lsize = ((config1 >> 19) & 7)))
996  c->icache.linesz = 2 << lsize;
997  else
998  c->icache.linesz = lsize;
999  c->icache.sets = 32 << (((config1 >> 22) + 1) & 7);
1000  c->icache.ways = 1 + ((config1 >> 16) & 7);
1001 
1002  icache_size = c->icache.sets *
1003  c->icache.ways *
1004  c->icache.linesz;
1005  c->icache.waybit = __ffs(icache_size/c->icache.ways);
1006 
1007  if (config & 0x8) /* VI bit */
1008  c->icache.flags |= MIPS_CACHE_VTAG;
1009 
1010  /*
1011  * Now probe the MIPS32 / MIPS64 data cache.
1012  */
1013  c->dcache.flags = 0;
1014 
1015  if ((lsize = ((config1 >> 10) & 7)))
1016  c->dcache.linesz = 2 << lsize;
1017  else
1018  c->dcache.linesz= lsize;
1019  c->dcache.sets = 32 << (((config1 >> 13) + 1) & 7);
1020  c->dcache.ways = 1 + ((config1 >> 7) & 7);
1021 
1022  dcache_size = c->dcache.sets *
1023  c->dcache.ways *
1024  c->dcache.linesz;
1025  c->dcache.waybit = __ffs(dcache_size/c->dcache.ways);
1026 
1027  c->options |= MIPS_CPU_PREFETCH;
1028  break;
1029  }
1030 
1031  /*
1032  * Processor configuration sanity check for the R4000SC erratum
1033  * #5. With page sizes larger than 32kB there is no possibility
1034  * to get a VCE exception anymore so we don't care about this
1035  * misconfiguration. The case is rather theoretical anyway;
1036  * presumably no vendor is shipping his hardware in the "bad"
1037  * configuration.
1038  */
1039  if ((prid & 0xff00) == PRID_IMP_R4000 && (prid & 0xff) < 0x40 &&
1040  !(config & CONF_SC) && c->icache.linesz != 16 &&
1041  PAGE_SIZE <= 0x8000)
1042  panic("Improper R4000SC processor configuration detected");
1043 
1044  /* compute a couple of other cache variables */
1045  c->icache.waysize = icache_size / c->icache.ways;
1046  c->dcache.waysize = dcache_size / c->dcache.ways;
1047 
1048  c->icache.sets = c->icache.linesz ?
1049  icache_size / (c->icache.linesz * c->icache.ways) : 0;
1050  c->dcache.sets = c->dcache.linesz ?
1051  dcache_size / (c->dcache.linesz * c->dcache.ways) : 0;
1052 
1053  /*
1054  * R10000 and R12000 P-caches are odd in a positive way. They're 32kB
1055  * 2-way virtually indexed so normally would suffer from aliases. So
1056  * normally they'd suffer from aliases but magic in the hardware deals
1057  * with that for us so we don't need to take care ourselves.
1058  */
1059  switch (c->cputype) {
1060  case CPU_20KC:
1061  case CPU_25KF:
1062  case CPU_SB1:
1063  case CPU_SB1A:
1064  case CPU_XLR:
1065  c->dcache.flags |= MIPS_CACHE_PINDEX;
1066  break;
1067 
1068  case CPU_R10000:
1069  case CPU_R12000:
1070  case CPU_R14000:
1071  break;
1072 
1073  case CPU_M14KC:
1074  case CPU_24K:
1075  case CPU_34K:
1076  case CPU_74K:
1077  case CPU_1004K:
1078  if (c->cputype == CPU_74K)
1079  alias_74k_erratum(c);
1080  if ((read_c0_config7() & (1 << 16))) {
1081  /* effectively physically indexed dcache,
1082  thus no virtual aliases. */
1083  c->dcache.flags |= MIPS_CACHE_PINDEX;
1084  break;
1085  }
1086  default:
1087  if (c->dcache.waysize > PAGE_SIZE)
1088  c->dcache.flags |= MIPS_CACHE_ALIASES;
1089  }
1090 
1091  switch (c->cputype) {
1092  case CPU_20KC:
1093  /*
1094  * Some older 20Kc chips doesn't have the 'VI' bit in
1095  * the config register.
1096  */
1097  c->icache.flags |= MIPS_CACHE_VTAG;
1098  break;
1099 
1100  case CPU_ALCHEMY:
1101  c->icache.flags |= MIPS_CACHE_IC_F_DC;
1102  break;
1103  }
1104 
1105 #ifdef CONFIG_CPU_LOONGSON2
1106  /*
1107  * LOONGSON2 has 4 way icache, but when using indexed cache op,
1108  * one op will act on all 4 ways
1109  */
1110  c->icache.ways = 1;
1111 #endif
1112 
1113  printk("Primary instruction cache %ldkB, %s, %s, linesize %d bytes.\n",
1114  icache_size >> 10,
1115  c->icache.flags & MIPS_CACHE_VTAG ? "VIVT" : "VIPT",
1116  way_string[c->icache.ways], c->icache.linesz);
1117 
1118  printk("Primary data cache %ldkB, %s, %s, %s, linesize %d bytes\n",
1119  dcache_size >> 10, way_string[c->dcache.ways],
1120  (c->dcache.flags & MIPS_CACHE_PINDEX) ? "PIPT" : "VIPT",
1121  (c->dcache.flags & MIPS_CACHE_ALIASES) ?
1122  "cache aliases" : "no aliases",
1123  c->dcache.linesz);
1124 }
1125 
1126 /*
1127  * If you even _breathe_ on this function, look at the gcc output and make sure
1128  * it does not pop things on and off the stack for the cache sizing loop that
1129  * executes in KSEG1 space or else you will crash and burn badly. You have
1130  * been warned.
1131  */
1132 static int __cpuinit probe_scache(void)
1133 {
1134  unsigned long flags, addr, begin, end, pow2;
1135  unsigned int config = read_c0_config();
1136  struct cpuinfo_mips *c = &current_cpu_data;
1137 
1138  if (config & CONF_SC)
1139  return 0;
1140 
1141  begin = (unsigned long) &_stext;
1142  begin &= ~((4 * 1024 * 1024) - 1);
1143  end = begin + (4 * 1024 * 1024);
1144 
1145  /*
1146  * This is such a bitch, you'd think they would make it easy to do
1147  * this. Away you daemons of stupidity!
1148  */
1149  local_irq_save(flags);
1150 
1151  /* Fill each size-multiple cache line with a valid tag. */
1152  pow2 = (64 * 1024);
1153  for (addr = begin; addr < end; addr = (begin + pow2)) {
1154  unsigned long *p = (unsigned long *) addr;
1155  __asm__ __volatile__("nop" : : "r" (*p)); /* whee... */
1156  pow2 <<= 1;
1157  }
1158 
1159  /* Load first line with zero (therefore invalid) tag. */
1160  write_c0_taglo(0);
1161  write_c0_taghi(0);
1162  __asm__ __volatile__("nop; nop; nop; nop;"); /* avoid the hazard */
1163  cache_op(Index_Store_Tag_I, begin);
1164  cache_op(Index_Store_Tag_D, begin);
1165  cache_op(Index_Store_Tag_SD, begin);
1166 
1167  /* Now search for the wrap around point. */
1168  pow2 = (128 * 1024);
1169  for (addr = begin + (128 * 1024); addr < end; addr = begin + pow2) {
1170  cache_op(Index_Load_Tag_SD, addr);
1171  __asm__ __volatile__("nop; nop; nop; nop;"); /* hazard... */
1172  if (!read_c0_taglo())
1173  break;
1174  pow2 <<= 1;
1175  }
1176  local_irq_restore(flags);
1177  addr -= begin;
1178 
1179  scache_size = addr;
1180  c->scache.linesz = 16 << ((config & R4K_CONF_SB) >> 22);
1181  c->scache.ways = 1;
1182  c->dcache.waybit = 0; /* does not matter */
1183 
1184  return 1;
1185 }
1186 
1187 #if defined(CONFIG_CPU_LOONGSON2)
1188 static void __init loongson2_sc_init(void)
1189 {
1190  struct cpuinfo_mips *c = &current_cpu_data;
1191 
1192  scache_size = 512*1024;
1193  c->scache.linesz = 32;
1194  c->scache.ways = 4;
1195  c->scache.waybit = 0;
1196  c->scache.waysize = scache_size / (c->scache.ways);
1197  c->scache.sets = scache_size / (c->scache.linesz * c->scache.ways);
1198  pr_info("Unified secondary cache %ldkB %s, linesize %d bytes.\n",
1199  scache_size >> 10, way_string[c->scache.ways], c->scache.linesz);
1200 
1202 }
1203 #endif
1204 
1205 extern int r5k_sc_init(void);
1206 extern int rm7k_sc_init(void);
1207 extern int mips_sc_init(void);
1208 
1209 static void __cpuinit setup_scache(void)
1210 {
1211  struct cpuinfo_mips *c = &current_cpu_data;
1212  unsigned int config = read_c0_config();
1213  int sc_present = 0;
1214 
1215  /*
1216  * Do the probing thing on R4000SC and R4400SC processors. Other
1217  * processors don't have a S-cache that would be relevant to the
1218  * Linux memory management.
1219  */
1220  switch (c->cputype) {
1221  case CPU_R4000SC:
1222  case CPU_R4000MC:
1223  case CPU_R4400SC:
1224  case CPU_R4400MC:
1225  sc_present = run_uncached(probe_scache);
1226  if (sc_present)
1228  break;
1229 
1230  case CPU_R10000:
1231  case CPU_R12000:
1232  case CPU_R14000:
1233  scache_size = 0x80000 << ((config & R10K_CONF_SS) >> 16);
1234  c->scache.linesz = 64 << ((config >> 13) & 1);
1235  c->scache.ways = 2;
1236  c->scache.waybit= 0;
1237  sc_present = 1;
1238  break;
1239 
1240  case CPU_R5000:
1241  case CPU_NEVADA:
1242 #ifdef CONFIG_R5000_CPU_SCACHE
1243  r5k_sc_init();
1244 #endif
1245  return;
1246 
1247  case CPU_RM7000:
1248  case CPU_RM9000:
1249 #ifdef CONFIG_RM7000_CPU_SCACHE
1250  rm7k_sc_init();
1251 #endif
1252  return;
1253 
1254 #if defined(CONFIG_CPU_LOONGSON2)
1255  case CPU_LOONGSON2:
1256  loongson2_sc_init();
1257  return;
1258 #endif
1259  case CPU_XLP:
1260  /* don't need to worry about L2, fully coherent */
1261  return;
1262 
1263  default:
1264  if (c->isa_level == MIPS_CPU_ISA_M32R1 ||
1265  c->isa_level == MIPS_CPU_ISA_M32R2 ||
1266  c->isa_level == MIPS_CPU_ISA_M64R1 ||
1267  c->isa_level == MIPS_CPU_ISA_M64R2) {
1268 #ifdef CONFIG_MIPS_CPU_SCACHE
1269  if (mips_sc_init ()) {
1270  scache_size = c->scache.ways * c->scache.sets * c->scache.linesz;
1271  printk("MIPS secondary cache %ldkB, %s, linesize %d bytes.\n",
1272  scache_size >> 10,
1273  way_string[c->scache.ways], c->scache.linesz);
1274  }
1275 #else
1276  if (!(c->scache.flags & MIPS_CACHE_NOT_PRESENT))
1277  panic("Dunno how to handle MIPS32 / MIPS64 second level cache");
1278 #endif
1279  return;
1280  }
1281  sc_present = 0;
1282  }
1283 
1284  if (!sc_present)
1285  return;
1286 
1287  /* compute a couple of other cache variables */
1288  c->scache.waysize = scache_size / c->scache.ways;
1289 
1290  c->scache.sets = scache_size / (c->scache.linesz * c->scache.ways);
1291 
1292  printk("Unified secondary cache %ldkB %s, linesize %d bytes.\n",
1293  scache_size >> 10, way_string[c->scache.ways], c->scache.linesz);
1294 
1296 }
1297 
1299 {
1300  /*
1301  * c0_config.od (bit 19) was write only (and read as 0)
1302  * on the early revisions of Alchemy SOCs. It disables the bus
1303  * transaction overlapping and needs to be set to fix various errata.
1304  */
1305  switch (read_c0_prid()) {
1306  case 0x00030100: /* Au1000 DA */
1307  case 0x00030201: /* Au1000 HA */
1308  case 0x00030202: /* Au1000 HB */
1309  case 0x01030200: /* Au1500 AB */
1310  /*
1311  * Au1100 errata actually keeps silence about this bit, so we set it
1312  * just in case for those revisions that require it to be set according
1313  * to the (now gone) cpu table.
1314  */
1315  case 0x02030200: /* Au1100 AB */
1316  case 0x02030201: /* Au1100 BA */
1317  case 0x02030202: /* Au1100 BC */
1318  set_c0_config(1 << 19);
1319  break;
1320  }
1321 }
1322 
1323 /* CP0 hazard avoidance. */
1324 #define NXP_BARRIER() \
1325  __asm__ __volatile__( \
1326  ".set noreorder\n\t" \
1327  "nop; nop; nop; nop; nop; nop;\n\t" \
1328  ".set reorder\n\t")
1329 
1330 static void nxp_pr4450_fixup_config(void)
1331 {
1332  unsigned long config0;
1333 
1334  config0 = read_c0_config();
1335 
1336  /* clear all three cache coherency fields */
1337  config0 &= ~(0x7 | (7 << 25) | (7 << 28));
1338  config0 |= (((_page_cachable_default >> _CACHE_SHIFT) << 0) |
1339  ((_page_cachable_default >> _CACHE_SHIFT) << 25) |
1340  ((_page_cachable_default >> _CACHE_SHIFT) << 28));
1341  write_c0_config(config0);
1342  NXP_BARRIER();
1343 }
1344 
1345 static int __cpuinitdata cca = -1;
1346 
1347 static int __init cca_setup(char *str)
1348 {
1349  get_option(&str, &cca);
1350 
1351  return 1;
1352 }
1353 
1354 __setup("cca=", cca_setup);
1355 
1356 static void __cpuinit coherency_setup(void)
1357 {
1358  if (cca < 0 || cca > 7)
1359  cca = read_c0_config() & CONF_CM_CMASK;
1361 
1362  pr_debug("Using cache attribute %d\n", cca);
1363  change_c0_config(CONF_CM_CMASK, cca);
1364 
1365  /*
1366  * c0_status.cu=0 specifies that updates by the sc instruction use
1367  * the coherency mode specified by the TLB; 1 means cachable
1368  * coherent update on write will be used. Not all processors have
1369  * this bit and; some wire it to zero, others like Toshiba had the
1370  * silly idea of putting something else there ...
1371  */
1372  switch (current_cpu_type()) {
1373  case CPU_R4000PC:
1374  case CPU_R4000SC:
1375  case CPU_R4000MC:
1376  case CPU_R4400PC:
1377  case CPU_R4400SC:
1378  case CPU_R4400MC:
1379  clear_c0_config(CONF_CU);
1380  break;
1381  /*
1382  * We need to catch the early Alchemy SOCs with
1383  * the write-only co_config.od bit and set it back to one on:
1384  * Au1000 rev DA, HA, HB; Au1100 AB, BA, BC, Au1500 AB
1385  */
1386  case CPU_ALCHEMY:
1388  break;
1389 
1390  case PRID_IMP_PR4450:
1391  nxp_pr4450_fixup_config();
1392  break;
1393  }
1394 }
1395 
1396 #if defined(CONFIG_DMA_NONCOHERENT)
1397 
1398 static int __cpuinitdata coherentio;
1399 
1400 static int __init setcoherentio(char *str)
1401 {
1402  coherentio = 1;
1403 
1404  return 1;
1405 }
1406 
1407 __setup("coherentio", setcoherentio);
1408 #endif
1409 
1410 static void __cpuinit r4k_cache_error_setup(void)
1411 {
1412  extern char __weak except_vec2_generic;
1413  extern char __weak except_vec2_sb1;
1414  struct cpuinfo_mips *c = &current_cpu_data;
1415 
1416  switch (c->cputype) {
1417  case CPU_SB1:
1418  case CPU_SB1A:
1419  set_uncached_handler(0x100, &except_vec2_sb1, 0x80);
1420  break;
1421 
1422  default:
1423  set_uncached_handler(0x100, &except_vec2_generic, 0x80);
1424  break;
1425  }
1426 }
1427 
1429 {
1430  extern void build_clear_page(void);
1431  extern void build_copy_page(void);
1432  struct cpuinfo_mips *c = &current_cpu_data;
1433 
1434  probe_pcache();
1435  setup_scache();
1436 
1437  r4k_blast_dcache_page_setup();
1438  r4k_blast_dcache_page_indexed_setup();
1439  r4k_blast_dcache_setup();
1440  r4k_blast_icache_page_setup();
1441  r4k_blast_icache_page_indexed_setup();
1442  r4k_blast_icache_setup();
1443  r4k_blast_scache_page_setup();
1444  r4k_blast_scache_page_indexed_setup();
1445  r4k_blast_scache_setup();
1446 
1447  /*
1448  * Some MIPS32 and MIPS64 processors have physically indexed caches.
1449  * This code supports virtually indexed processors and will be
1450  * unnecessarily inefficient on physically indexed processors.
1451  */
1452  if (c->dcache.linesz)
1453  shm_align_mask = max_t( unsigned long,
1454  c->dcache.sets * c->dcache.linesz - 1,
1455  PAGE_SIZE - 1);
1456  else
1457  shm_align_mask = PAGE_SIZE-1;
1458 
1459  __flush_cache_vmap = r4k__flush_cache_vmap;
1460  __flush_cache_vunmap = r4k__flush_cache_vunmap;
1461 
1462  flush_cache_all = cache_noop;
1463  __flush_cache_all = r4k___flush_cache_all;
1464  flush_cache_mm = r4k_flush_cache_mm;
1465  flush_cache_page = r4k_flush_cache_page;
1466  flush_cache_range = r4k_flush_cache_range;
1467 
1468  __flush_kernel_vmap_range = r4k_flush_kernel_vmap_range;
1469 
1470  flush_cache_sigtramp = r4k_flush_cache_sigtramp;
1471  flush_icache_all = r4k_flush_icache_all;
1472  local_flush_data_cache_page = local_r4k_flush_data_cache_page;
1473  flush_data_cache_page = r4k_flush_data_cache_page;
1474  flush_icache_range = r4k_flush_icache_range;
1475  local_flush_icache_range = local_r4k_flush_icache_range;
1476 
1477 #if defined(CONFIG_DMA_NONCOHERENT)
1478  if (coherentio) {
1479  _dma_cache_wback_inv = (void *)cache_noop;
1480  _dma_cache_wback = (void *)cache_noop;
1481  _dma_cache_inv = (void *)cache_noop;
1482  } else {
1483  _dma_cache_wback_inv = r4k_dma_cache_wback_inv;
1484  _dma_cache_wback = r4k_dma_cache_wback_inv;
1485  _dma_cache_inv = r4k_dma_cache_inv;
1486  }
1487 #endif
1488 
1489  build_clear_page();
1490  build_copy_page();
1491 #if !defined(CONFIG_MIPS_CMP)
1492  local_r4k___flush_cache_all(NULL);
1493 #endif
1494  coherency_setup();
1495  board_cache_error_setup = r4k_cache_error_setup;
1496 }