16 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
18 #include <linux/device.h>
22 #include <linux/bitops.h>
23 #include <linux/kernel.h>
25 #include <linux/module.h>
27 #include <linux/pci.h>
29 #include <linux/types.h>
31 #include <linux/watchdog.h>
32 #ifdef CONFIG_HPWDT_NMI_DECODING
38 #include <asm/cacheflush.h>
42 #define HPWDT_VERSION "1.3.0"
43 #define SECS_TO_TICKS(secs) ((secs) * 1000 / 128)
44 #define TICKS_TO_SECS(ticks) ((ticks) * 128 / 1000)
45 #define HPWDT_MAX_TIMER TICKS_TO_SECS(65535)
46 #define DEFAULT_MARGIN 30
49 static unsigned int reload;
51 static char expect_release;
52 static unsigned long hpwdt_is_open;
54 static void __iomem *pci_mem_addr;
55 static unsigned long __iomem *hpwdt_timer_reg;
56 static unsigned long __iomem *hpwdt_timer_con;
65 #ifdef CONFIG_HPWDT_NMI_DECODING
66 #define PCI_BIOS32_SD_VALUE 0x5F32335F
67 #define CRU_BIOS_SIGNATURE_VALUE 0x55524324
68 #define PCI_BIOS32_PARAGRAPH_LEN 16
69 #define PCI_ROM_BASE1 0x000F0000
70 #define ROM_SIZE 0x10000
72 struct bios32_service_dir {
82 struct smbios_cru64_info {
91 #define SMBIOS_CRU64_INFORMATION 212
94 struct smbios_proliant_info {
103 #define SMBIOS_ICRU_INFORMATION 219
106 struct cmn_registers {
148 static unsigned int hpwdt_nmi_decoding;
149 static unsigned int allow_kdump = 1;
150 static unsigned int is_icru;
152 static void *cru_rom_addr;
153 static struct cmn_registers cmn_regs;
155 extern asmlinkage void asminline_call(
struct cmn_registers *pi86Regs,
156 unsigned long *pRomEntry);
161 #define HPWDT_ARCH 32
165 "asminline_call: \n\t"
167 "movl %esp, %ebp \n\t"
173 "movl 8(%ebp),%eax \n\t"
174 "movl 4(%eax),%ebx \n\t"
175 "movl 8(%eax),%ecx \n\t"
176 "movl 12(%eax),%edx \n\t"
177 "movl 16(%eax),%esi \n\t"
178 "movl 20(%eax),%edi \n\t"
179 "movl (%eax),%eax \n\t"
181 "call *12(%ebp) \n\t"
184 "movl 8(%ebp),%eax \n\t"
185 "movl %ebx,4(%eax) \n\t"
186 "movl %ecx,8(%eax) \n\t"
187 "movl %edx,12(%eax) \n\t"
188 "movl %esi,16(%eax) \n\t"
189 "movl %edi,20(%eax) \n\t"
190 "movw %ds,24(%eax) \n\t"
191 "movw %es,26(%eax) \n\t"
193 "movl %ebx,(%eax) \n\t"
195 "movl %ebx,28(%eax) \n\t"
216 unsigned long map_offset)
219 unsigned long *bios32_entrypoint;
220 unsigned long cru_physical_address;
221 unsigned long cru_length;
222 unsigned long physical_bios_base = 0;
223 unsigned long physical_bios_offset = 0;
228 if (bios32_map ==
NULL)
231 bios32_entrypoint = bios32_map + map_offset;
233 cmn_regs.u1.reax = CRU_BIOS_SIGNATURE_VALUE;
236 asminline_call(&cmn_regs, bios32_entrypoint);
238 if (cmn_regs.u1.ral != 0) {
239 pr_warn(
"Call succeeded but with an error: 0x%x\n",
242 physical_bios_base = cmn_regs.u2.rebx;
243 physical_bios_offset = cmn_regs.u4.redx;
244 cru_length = cmn_regs.u3.recx;
245 cru_physical_address =
246 physical_bios_base + physical_bios_offset;
249 if ((physical_bios_base + physical_bios_offset)) {
251 ioremap(cru_physical_address, cru_length);
259 pr_debug(
"CRU Base Address: 0x%lx\n", physical_bios_base);
260 pr_debug(
"CRU Offset Address: 0x%lx\n", physical_bios_offset);
261 pr_debug(
"CRU Length: 0x%lx\n", cru_length);
262 pr_debug(
"CRU Mapped Address: %p\n", &cru_rom_addr);
280 for (i = 0; i < len; i++)
283 return ((sum == 0) && (len > 0));
298 struct bios32_service_dir *bios_32_ptr;
302 bios_32_ptr = (
struct bios32_service_dir *) p;
308 if (bios_32_ptr->signature == PCI_BIOS32_SD_VALUE) {
309 length = bios_32_ptr->length * PCI_BIOS32_PARAGRAPH_LEN;
310 if (bios_checksum(p, length)) {
317 map_entry = bios_32_ptr->entry_point & ~(
PAGE_SIZE - 1);
318 map_offset = bios_32_ptr->entry_point -
map_entry;
320 return cru_detect(map_entry, map_offset);
326 static int __devinit detect_cru_service(
void)
338 for (q = p; q < p +
ROM_SIZE; q += 16) {
339 rc = bios32_present(q);
351 #define HPWDT_ARCH 64
355 "asminline_call: \n\t"
357 "movq %rsp, %rbp \n\t"
363 "movq %rsi, %r12 \n\t"
364 "movq %rdi, %r9 \n\t"
365 "movl 4(%r9),%ebx \n\t"
366 "movl 8(%r9),%ecx \n\t"
367 "movl 12(%r9),%edx \n\t"
368 "movl 16(%r9),%esi \n\t"
369 "movl 20(%r9),%edi \n\t"
370 "movl (%r9),%eax \n\t"
374 "movl %eax, (%r9) \n\t"
375 "movl %ebx, 4(%r9) \n\t"
376 "movl %ecx, 8(%r9) \n\t"
377 "movl %edx, 12(%r9) \n\t"
378 "movl %esi, 16(%r9) \n\t"
379 "movl %edi, 20(%r9) \n\t"
380 "movq %r12, %rax \n\t"
381 "movl %eax, 28(%r9) \n\t"
400 struct smbios_cru64_info *smbios_cru64_ptr;
401 unsigned long cru_physical_address;
403 if (dm->
type == SMBIOS_CRU64_INFORMATION) {
404 smbios_cru64_ptr = (
struct smbios_cru64_info *) dm;
405 if (smbios_cru64_ptr->signature == CRU_BIOS_SIGNATURE_VALUE) {
406 cru_physical_address =
407 smbios_cru64_ptr->physical_address +
408 smbios_cru64_ptr->double_offset;
409 cru_rom_addr =
ioremap(cru_physical_address,
410 smbios_cru64_ptr->double_length);
412 smbios_cru64_ptr->double_length >>
PAGE_SHIFT);
417 static int __devinit detect_cru_service(
void)
424 return ((cru_rom_addr !=
NULL) ? 0 : -
ENODEV);
433 static void hpwdt_start(
void)
440 static void hpwdt_stop(
void)
444 data =
ioread8(hpwdt_timer_con);
449 static void hpwdt_ping(
void)
454 static int hpwdt_change_timer(
int new_margin)
457 pr_warn(
"New value passed in is invalid: %d seconds\n",
462 soft_margin = new_margin;
463 pr_debug(
"New timer passed in is %d seconds\n", new_margin);
469 static int hpwdt_time_left(
void)
474 #ifdef CONFIG_HPWDT_NMI_DECODING
478 static int hpwdt_pretimeout(
unsigned int ulReason,
struct pt_regs *
regs)
480 unsigned long rom_pl;
481 static int die_nmi_called;
483 if (!hpwdt_nmi_decoding)
487 if (!die_nmi_called && !is_icru)
488 asminline_call(&cmn_regs, cru_rom_addr);
490 spin_unlock_irqrestore(&rom_lock, rom_pl);
496 if (cmn_regs.u1.ral == 0) {
497 panic(
"An NMI occurred, "
498 "but unable to determine source.\n");
501 panic(
"An NMI occurred, please see the Integrated "
502 "Management Log for details.\n");
525 static int hpwdt_release(
struct inode *inode,
struct file *file)
528 if (expect_release == 42) {
531 pr_crit(
"Unexpected close, not stopping watchdog!\n");
543 static ssize_t hpwdt_write(
struct file *file,
const char __user *
data,
544 size_t len, loff_t *ppos)
556 for (i = 0; i != len; i++) {
576 .identity =
"HP iLO2+ HW Watchdog Timer",
579 static long hpwdt_ioctl(
struct file *file,
unsigned int cmd,
609 ret = hpwdt_change_timer(new_margin);
620 ret =
put_user(hpwdt_time_left(), p);
632 .write = hpwdt_write,
633 .unlocked_ioctl = hpwdt_ioctl,
635 .release = hpwdt_release,
648 #ifdef CONFIG_HPWDT_NMI_DECODING
649 #ifdef CONFIG_X86_LOCAL_APIC
656 hpwdt_nmi_decoding = 1;
662 "Your kernel does not support a NMI Watchdog.\n");
676 struct smbios_proliant_info *smbios_proliant_ptr;
678 if (dm->
type == SMBIOS_ICRU_INFORMATION) {
679 smbios_proliant_ptr = (
struct smbios_proliant_info *) dm;
680 if (smbios_proliant_ptr->misc_features & 0x01)
708 retval = detect_cru_service();
711 "Unable to detect the %d Bit CRU Service.\n",
720 cmn_regs.u1.rah = 0x0D;
721 cmn_regs.u1.ral = 0x02;
738 "HP Watchdog Timer Driver: NMI decoding initialized"
739 ", allow kernel dump: %s (default = 0/OFF)\n",
740 (allow_kdump == 0) ?
"OFF" :
"ON");
749 "Unable to register a die notifier (err=%d).\n",
756 static void hpwdt_exit_nmi_decoding(
void)
774 static void hpwdt_exit_nmi_decoding(
void)
787 hpwdt_check_nmi_decoding(dev);
796 "This server does not have an iLO2+ ASIC.\n");
802 "Not possible to enable PCI Device: 0x%x:0x%x.\n",
807 pci_mem_addr = pci_iomap(dev, 1, 0x80);
810 "Unable to detect the iLO2+ server memory.\n");
812 goto error_pci_iomap;
814 hpwdt_timer_reg = pci_mem_addr + 0x70;
815 hpwdt_timer_con = pci_mem_addr + 0x72;
821 if (hpwdt_change_timer(soft_margin))
825 retval = hpwdt_init_nmi_decoding(dev);
827 goto error_init_nmi_decoding;
832 "Unable to register miscdev on minor=%d (err=%d).\n",
834 goto error_misc_register;
838 ", timer margin: %d seconds (nowayout=%d).\n",
843 hpwdt_exit_nmi_decoding();
844 error_init_nmi_decoding:
857 hpwdt_exit_nmi_decoding();
864 .id_table = hpwdt_devices,
865 .probe = hpwdt_init_one,
879 MODULE_PARM_DESC(nowayout,
"Watchdog cannot be stopped once started (default="
882 #ifdef CONFIG_HPWDT_NMI_DECODING