Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
radeon_ttm.c
Go to the documentation of this file.
1 /*
2  * Copyright 2009 Jerome Glisse.
3  * All Rights Reserved.
4  *
5  * Permission is hereby granted, free of charge, to any person obtaining a
6  * copy of this software and associated documentation files (the
7  * "Software"), to deal in the Software without restriction, including
8  * without limitation the rights to use, copy, modify, merge, publish,
9  * distribute, sub license, and/or sell copies of the Software, and to
10  * permit persons to whom the Software is furnished to do so, subject to
11  * the following conditions:
12  *
13  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
14  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
15  * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
16  * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
17  * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
18  * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
19  * USE OR OTHER DEALINGS IN THE SOFTWARE.
20  *
21  * The above copyright notice and this permission notice (including the
22  * next paragraph) shall be included in all copies or substantial portions
23  * of the Software.
24  *
25  */
26 /*
27  * Authors:
28  * Jerome Glisse <[email protected]>
29  * Thomas Hellstrom <thomas-at-tungstengraphics-dot-com>
30  * Dave Airlie
31  */
32 #include <ttm/ttm_bo_api.h>
33 #include <ttm/ttm_bo_driver.h>
34 #include <ttm/ttm_placement.h>
35 #include <ttm/ttm_module.h>
36 #include <ttm/ttm_page_alloc.h>
37 #include <drm/drmP.h>
38 #include <drm/radeon_drm.h>
39 #include <linux/seq_file.h>
40 #include <linux/slab.h>
41 #include "radeon_reg.h"
42 #include "radeon.h"
43 
44 #define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)
45 
46 static int radeon_ttm_debugfs_init(struct radeon_device *rdev);
47 
48 static struct radeon_device *radeon_get_rdev(struct ttm_bo_device *bdev)
49 {
50  struct radeon_mman *mman;
51  struct radeon_device *rdev;
52 
53  mman = container_of(bdev, struct radeon_mman, bdev);
54  rdev = container_of(mman, struct radeon_device, mman);
55  return rdev;
56 }
57 
58 
59 /*
60  * Global memory.
61  */
62 static int radeon_ttm_mem_global_init(struct drm_global_reference *ref)
63 {
64  return ttm_mem_global_init(ref->object);
65 }
66 
67 static void radeon_ttm_mem_global_release(struct drm_global_reference *ref)
68 {
70 }
71 
72 static int radeon_ttm_global_init(struct radeon_device *rdev)
73 {
74  struct drm_global_reference *global_ref;
75  int r;
76 
77  rdev->mman.mem_global_referenced = false;
78  global_ref = &rdev->mman.mem_global_ref;
79  global_ref->global_type = DRM_GLOBAL_TTM_MEM;
80  global_ref->size = sizeof(struct ttm_mem_global);
81  global_ref->init = &radeon_ttm_mem_global_init;
82  global_ref->release = &radeon_ttm_mem_global_release;
83  r = drm_global_item_ref(global_ref);
84  if (r != 0) {
85  DRM_ERROR("Failed setting up TTM memory accounting "
86  "subsystem.\n");
87  return r;
88  }
89 
90  rdev->mman.bo_global_ref.mem_glob =
91  rdev->mman.mem_global_ref.object;
92  global_ref = &rdev->mman.bo_global_ref.ref;
93  global_ref->global_type = DRM_GLOBAL_TTM_BO;
94  global_ref->size = sizeof(struct ttm_bo_global);
95  global_ref->init = &ttm_bo_global_init;
96  global_ref->release = &ttm_bo_global_release;
97  r = drm_global_item_ref(global_ref);
98  if (r != 0) {
99  DRM_ERROR("Failed setting up TTM BO subsystem.\n");
100  drm_global_item_unref(&rdev->mman.mem_global_ref);
101  return r;
102  }
103 
104  rdev->mman.mem_global_referenced = true;
105  return 0;
106 }
107 
108 static void radeon_ttm_global_fini(struct radeon_device *rdev)
109 {
110  if (rdev->mman.mem_global_referenced) {
111  drm_global_item_unref(&rdev->mman.bo_global_ref.ref);
112  drm_global_item_unref(&rdev->mman.mem_global_ref);
113  rdev->mman.mem_global_referenced = false;
114  }
115 }
116 
117 static int radeon_invalidate_caches(struct ttm_bo_device *bdev, uint32_t flags)
118 {
119  return 0;
120 }
121 
122 static int radeon_init_mem_type(struct ttm_bo_device *bdev, uint32_t type,
123  struct ttm_mem_type_manager *man)
124 {
125  struct radeon_device *rdev;
126 
127  rdev = radeon_get_rdev(bdev);
128 
129  switch (type) {
130  case TTM_PL_SYSTEM:
131  /* System memory */
135  break;
136  case TTM_PL_TT:
137  man->func = &ttm_bo_manager_func;
138  man->gpu_offset = rdev->mc.gtt_start;
142 #if __OS_HAS_AGP
143  if (rdev->flags & RADEON_IS_AGP) {
144  if (!(drm_core_has_AGP(rdev->ddev) && rdev->ddev->agp)) {
145  DRM_ERROR("AGP is not enabled for memory type %u\n",
146  (unsigned)type);
147  return -EINVAL;
148  }
149  if (!rdev->ddev->agp->cant_use_aperture)
154  }
155 #endif
156  break;
157  case TTM_PL_VRAM:
158  /* "On-card" video ram */
159  man->func = &ttm_bo_manager_func;
160  man->gpu_offset = rdev->mc.vram_start;
165  break;
166  default:
167  DRM_ERROR("Unsupported memory type %u\n", (unsigned)type);
168  return -EINVAL;
169  }
170  return 0;
171 }
172 
173 static void radeon_evict_flags(struct ttm_buffer_object *bo,
174  struct ttm_placement *placement)
175 {
176  struct radeon_bo *rbo;
178 
179  if (!radeon_ttm_bo_is_radeon_bo(bo)) {
180  placement->fpfn = 0;
181  placement->lpfn = 0;
182  placement->placement = &placements;
183  placement->busy_placement = &placements;
184  placement->num_placement = 1;
185  placement->num_busy_placement = 1;
186  return;
187  }
188  rbo = container_of(bo, struct radeon_bo, tbo);
189  switch (bo->mem.mem_type) {
190  case TTM_PL_VRAM:
191  if (rbo->rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready == false)
193  else
195  break;
196  case TTM_PL_TT:
197  default:
199  }
200  *placement = rbo->placement;
201 }
202 
203 static int radeon_verify_access(struct ttm_buffer_object *bo, struct file *filp)
204 {
205  return 0;
206 }
207 
208 static void radeon_move_null(struct ttm_buffer_object *bo,
209  struct ttm_mem_reg *new_mem)
210 {
211  struct ttm_mem_reg *old_mem = &bo->mem;
212 
213  BUG_ON(old_mem->mm_node != NULL);
214  *old_mem = *new_mem;
215  new_mem->mm_node = NULL;
216 }
217 
218 static int radeon_move_blit(struct ttm_buffer_object *bo,
219  bool evict, int no_wait_reserve, bool no_wait_gpu,
220  struct ttm_mem_reg *new_mem,
221  struct ttm_mem_reg *old_mem)
222 {
223  struct radeon_device *rdev;
224  uint64_t old_start, new_start;
225  struct radeon_fence *fence;
226  int r, ridx;
227 
228  rdev = radeon_get_rdev(bo->bdev);
229  ridx = radeon_copy_ring_index(rdev);
230  old_start = old_mem->start << PAGE_SHIFT;
231  new_start = new_mem->start << PAGE_SHIFT;
232 
233  switch (old_mem->mem_type) {
234  case TTM_PL_VRAM:
235  old_start += rdev->mc.vram_start;
236  break;
237  case TTM_PL_TT:
238  old_start += rdev->mc.gtt_start;
239  break;
240  default:
241  DRM_ERROR("Unknown placement %d\n", old_mem->mem_type);
242  return -EINVAL;
243  }
244  switch (new_mem->mem_type) {
245  case TTM_PL_VRAM:
246  new_start += rdev->mc.vram_start;
247  break;
248  case TTM_PL_TT:
249  new_start += rdev->mc.gtt_start;
250  break;
251  default:
252  DRM_ERROR("Unknown placement %d\n", old_mem->mem_type);
253  return -EINVAL;
254  }
255  if (!rdev->ring[ridx].ready) {
256  DRM_ERROR("Trying to move memory with ring turned off.\n");
257  return -EINVAL;
258  }
259 
261 
262  /* sync other rings */
263  fence = bo->sync_obj;
264  r = radeon_copy(rdev, old_start, new_start,
265  new_mem->num_pages * (PAGE_SIZE / RADEON_GPU_PAGE_SIZE), /* GPU pages */
266  &fence);
267  /* FIXME: handle copy error */
268  r = ttm_bo_move_accel_cleanup(bo, (void *)fence, NULL,
269  evict, no_wait_reserve, no_wait_gpu, new_mem);
270  radeon_fence_unref(&fence);
271  return r;
272 }
273 
274 static int radeon_move_vram_ram(struct ttm_buffer_object *bo,
275  bool evict, bool interruptible,
276  bool no_wait_reserve, bool no_wait_gpu,
277  struct ttm_mem_reg *new_mem)
278 {
279  struct radeon_device *rdev;
280  struct ttm_mem_reg *old_mem = &bo->mem;
281  struct ttm_mem_reg tmp_mem;
282  u32 placements;
283  struct ttm_placement placement;
284  int r;
285 
286  rdev = radeon_get_rdev(bo->bdev);
287  tmp_mem = *new_mem;
288  tmp_mem.mm_node = NULL;
289  placement.fpfn = 0;
290  placement.lpfn = 0;
291  placement.num_placement = 1;
292  placement.placement = &placements;
293  placement.num_busy_placement = 1;
294  placement.busy_placement = &placements;
295  placements = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT;
296  r = ttm_bo_mem_space(bo, &placement, &tmp_mem,
297  interruptible, no_wait_reserve, no_wait_gpu);
298  if (unlikely(r)) {
299  return r;
300  }
301 
302  r = ttm_tt_set_placement_caching(bo->ttm, tmp_mem.placement);
303  if (unlikely(r)) {
304  goto out_cleanup;
305  }
306 
307  r = ttm_tt_bind(bo->ttm, &tmp_mem);
308  if (unlikely(r)) {
309  goto out_cleanup;
310  }
311  r = radeon_move_blit(bo, true, no_wait_reserve, no_wait_gpu, &tmp_mem, old_mem);
312  if (unlikely(r)) {
313  goto out_cleanup;
314  }
315  r = ttm_bo_move_ttm(bo, true, no_wait_reserve, no_wait_gpu, new_mem);
316 out_cleanup:
317  ttm_bo_mem_put(bo, &tmp_mem);
318  return r;
319 }
320 
321 static int radeon_move_ram_vram(struct ttm_buffer_object *bo,
322  bool evict, bool interruptible,
323  bool no_wait_reserve, bool no_wait_gpu,
324  struct ttm_mem_reg *new_mem)
325 {
326  struct radeon_device *rdev;
327  struct ttm_mem_reg *old_mem = &bo->mem;
328  struct ttm_mem_reg tmp_mem;
329  struct ttm_placement placement;
330  u32 placements;
331  int r;
332 
333  rdev = radeon_get_rdev(bo->bdev);
334  tmp_mem = *new_mem;
335  tmp_mem.mm_node = NULL;
336  placement.fpfn = 0;
337  placement.lpfn = 0;
338  placement.num_placement = 1;
339  placement.placement = &placements;
340  placement.num_busy_placement = 1;
341  placement.busy_placement = &placements;
342  placements = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT;
343  r = ttm_bo_mem_space(bo, &placement, &tmp_mem, interruptible, no_wait_reserve, no_wait_gpu);
344  if (unlikely(r)) {
345  return r;
346  }
347  r = ttm_bo_move_ttm(bo, true, no_wait_reserve, no_wait_gpu, &tmp_mem);
348  if (unlikely(r)) {
349  goto out_cleanup;
350  }
351  r = radeon_move_blit(bo, true, no_wait_reserve, no_wait_gpu, new_mem, old_mem);
352  if (unlikely(r)) {
353  goto out_cleanup;
354  }
355 out_cleanup:
356  ttm_bo_mem_put(bo, &tmp_mem);
357  return r;
358 }
359 
360 static int radeon_bo_move(struct ttm_buffer_object *bo,
361  bool evict, bool interruptible,
362  bool no_wait_reserve, bool no_wait_gpu,
363  struct ttm_mem_reg *new_mem)
364 {
365  struct radeon_device *rdev;
366  struct ttm_mem_reg *old_mem = &bo->mem;
367  int r;
368 
369  rdev = radeon_get_rdev(bo->bdev);
370  if (old_mem->mem_type == TTM_PL_SYSTEM && bo->ttm == NULL) {
371  radeon_move_null(bo, new_mem);
372  return 0;
373  }
374  if ((old_mem->mem_type == TTM_PL_TT &&
375  new_mem->mem_type == TTM_PL_SYSTEM) ||
376  (old_mem->mem_type == TTM_PL_SYSTEM &&
377  new_mem->mem_type == TTM_PL_TT)) {
378  /* bind is enough */
379  radeon_move_null(bo, new_mem);
380  return 0;
381  }
382  if (!rdev->ring[radeon_copy_ring_index(rdev)].ready ||
383  rdev->asic->copy.copy == NULL) {
384  /* use memcpy */
385  goto memcpy;
386  }
387 
388  if (old_mem->mem_type == TTM_PL_VRAM &&
389  new_mem->mem_type == TTM_PL_SYSTEM) {
390  r = radeon_move_vram_ram(bo, evict, interruptible,
391  no_wait_reserve, no_wait_gpu, new_mem);
392  } else if (old_mem->mem_type == TTM_PL_SYSTEM &&
393  new_mem->mem_type == TTM_PL_VRAM) {
394  r = radeon_move_ram_vram(bo, evict, interruptible,
395  no_wait_reserve, no_wait_gpu, new_mem);
396  } else {
397  r = radeon_move_blit(bo, evict, no_wait_reserve, no_wait_gpu, new_mem, old_mem);
398  }
399 
400  if (r) {
401 memcpy:
402  r = ttm_bo_move_memcpy(bo, evict, no_wait_reserve, no_wait_gpu, new_mem);
403  }
404  return r;
405 }
406 
407 static int radeon_ttm_io_mem_reserve(struct ttm_bo_device *bdev, struct ttm_mem_reg *mem)
408 {
409  struct ttm_mem_type_manager *man = &bdev->man[mem->mem_type];
410  struct radeon_device *rdev = radeon_get_rdev(bdev);
411 
412  mem->bus.addr = NULL;
413  mem->bus.offset = 0;
414  mem->bus.size = mem->num_pages << PAGE_SHIFT;
415  mem->bus.base = 0;
416  mem->bus.is_iomem = false;
417  if (!(man->flags & TTM_MEMTYPE_FLAG_MAPPABLE))
418  return -EINVAL;
419  switch (mem->mem_type) {
420  case TTM_PL_SYSTEM:
421  /* system memory */
422  return 0;
423  case TTM_PL_TT:
424 #if __OS_HAS_AGP
425  if (rdev->flags & RADEON_IS_AGP) {
426  /* RADEON_IS_AGP is set only if AGP is active */
427  mem->bus.offset = mem->start << PAGE_SHIFT;
428  mem->bus.base = rdev->mc.agp_base;
429  mem->bus.is_iomem = !rdev->ddev->agp->cant_use_aperture;
430  }
431 #endif
432  break;
433  case TTM_PL_VRAM:
434  mem->bus.offset = mem->start << PAGE_SHIFT;
435  /* check if it's visible */
436  if ((mem->bus.offset + mem->bus.size) > rdev->mc.visible_vram_size)
437  return -EINVAL;
438  mem->bus.base = rdev->mc.aper_base;
439  mem->bus.is_iomem = true;
440 #ifdef __alpha__
441  /*
442  * Alpha: use bus.addr to hold the ioremap() return,
443  * so we can modify bus.base below.
444  */
445  if (mem->placement & TTM_PL_FLAG_WC)
446  mem->bus.addr =
447  ioremap_wc(mem->bus.base + mem->bus.offset,
448  mem->bus.size);
449  else
450  mem->bus.addr =
451  ioremap_nocache(mem->bus.base + mem->bus.offset,
452  mem->bus.size);
453 
454  /*
455  * Alpha: Use just the bus offset plus
456  * the hose/domain memory base for bus.base.
457  * It then can be used to build PTEs for VRAM
458  * access, as done in ttm_bo_vm_fault().
459  */
460  mem->bus.base = (mem->bus.base & 0x0ffffffffUL) +
461  rdev->ddev->hose->dense_mem_base;
462 #endif
463  break;
464  default:
465  return -EINVAL;
466  }
467  return 0;
468 }
469 
470 static void radeon_ttm_io_mem_free(struct ttm_bo_device *bdev, struct ttm_mem_reg *mem)
471 {
472 }
473 
474 static int radeon_sync_obj_wait(void *sync_obj, void *sync_arg,
475  bool lazy, bool interruptible)
476 {
477  return radeon_fence_wait((struct radeon_fence *)sync_obj, interruptible);
478 }
479 
480 static int radeon_sync_obj_flush(void *sync_obj, void *sync_arg)
481 {
482  return 0;
483 }
484 
485 static void radeon_sync_obj_unref(void **sync_obj)
486 {
487  radeon_fence_unref((struct radeon_fence **)sync_obj);
488 }
489 
490 static void *radeon_sync_obj_ref(void *sync_obj)
491 {
492  return radeon_fence_ref((struct radeon_fence *)sync_obj);
493 }
494 
495 static bool radeon_sync_obj_signaled(void *sync_obj, void *sync_arg)
496 {
497  return radeon_fence_signaled((struct radeon_fence *)sync_obj);
498 }
499 
500 /*
501  * TTM backend functions.
502  */
504  struct ttm_dma_tt ttm;
507 };
508 
509 static int radeon_ttm_backend_bind(struct ttm_tt *ttm,
510  struct ttm_mem_reg *bo_mem)
511 {
512  struct radeon_ttm_tt *gtt = (void*)ttm;
513  int r;
514 
515  gtt->offset = (unsigned long)(bo_mem->start << PAGE_SHIFT);
516  if (!ttm->num_pages) {
517  WARN(1, "nothing to bind %lu pages for mreg %p back %p!\n",
518  ttm->num_pages, bo_mem, ttm);
519  }
520  r = radeon_gart_bind(gtt->rdev, gtt->offset,
521  ttm->num_pages, ttm->pages, gtt->ttm.dma_address);
522  if (r) {
523  DRM_ERROR("failed to bind %lu pages at 0x%08X\n",
524  ttm->num_pages, (unsigned)gtt->offset);
525  return r;
526  }
527  return 0;
528 }
529 
530 static int radeon_ttm_backend_unbind(struct ttm_tt *ttm)
531 {
532  struct radeon_ttm_tt *gtt = (void *)ttm;
533 
534  radeon_gart_unbind(gtt->rdev, gtt->offset, ttm->num_pages);
535  return 0;
536 }
537 
538 static void radeon_ttm_backend_destroy(struct ttm_tt *ttm)
539 {
540  struct radeon_ttm_tt *gtt = (void *)ttm;
541 
542  ttm_dma_tt_fini(&gtt->ttm);
543  kfree(gtt);
544 }
545 
546 static struct ttm_backend_func radeon_backend_func = {
547  .bind = &radeon_ttm_backend_bind,
548  .unbind = &radeon_ttm_backend_unbind,
549  .destroy = &radeon_ttm_backend_destroy,
550 };
551 
552 static struct ttm_tt *radeon_ttm_tt_create(struct ttm_bo_device *bdev,
553  unsigned long size, uint32_t page_flags,
554  struct page *dummy_read_page)
555 {
556  struct radeon_device *rdev;
557  struct radeon_ttm_tt *gtt;
558 
559  rdev = radeon_get_rdev(bdev);
560 #if __OS_HAS_AGP
561  if (rdev->flags & RADEON_IS_AGP) {
562  return ttm_agp_tt_create(bdev, rdev->ddev->agp->bridge,
563  size, page_flags, dummy_read_page);
564  }
565 #endif
566 
567  gtt = kzalloc(sizeof(struct radeon_ttm_tt), GFP_KERNEL);
568  if (gtt == NULL) {
569  return NULL;
570  }
571  gtt->ttm.ttm.func = &radeon_backend_func;
572  gtt->rdev = rdev;
573  if (ttm_dma_tt_init(&gtt->ttm, bdev, size, page_flags, dummy_read_page)) {
574  kfree(gtt);
575  return NULL;
576  }
577  return &gtt->ttm.ttm;
578 }
579 
580 static int radeon_ttm_tt_populate(struct ttm_tt *ttm)
581 {
582  struct radeon_device *rdev;
583  struct radeon_ttm_tt *gtt = (void *)ttm;
584  unsigned i;
585  int r;
586  bool slave = !!(ttm->page_flags & TTM_PAGE_FLAG_SG);
587 
588  if (ttm->state != tt_unpopulated)
589  return 0;
590 
591  if (slave && ttm->sg) {
593  gtt->ttm.dma_address, ttm->num_pages);
594  ttm->state = tt_unbound;
595  return 0;
596  }
597 
598  rdev = radeon_get_rdev(ttm->bdev);
599 #if __OS_HAS_AGP
600  if (rdev->flags & RADEON_IS_AGP) {
601  return ttm_agp_tt_populate(ttm);
602  }
603 #endif
604 
605 #ifdef CONFIG_SWIOTLB
606  if (swiotlb_nr_tbl()) {
607  return ttm_dma_populate(&gtt->ttm, rdev->dev);
608  }
609 #endif
610 
611  r = ttm_pool_populate(ttm);
612  if (r) {
613  return r;
614  }
615 
616  for (i = 0; i < ttm->num_pages; i++) {
617  gtt->ttm.dma_address[i] = pci_map_page(rdev->pdev, ttm->pages[i],
618  0, PAGE_SIZE,
620  if (pci_dma_mapping_error(rdev->pdev, gtt->ttm.dma_address[i])) {
621  while (--i) {
622  pci_unmap_page(rdev->pdev, gtt->ttm.dma_address[i],
624  gtt->ttm.dma_address[i] = 0;
625  }
626  ttm_pool_unpopulate(ttm);
627  return -EFAULT;
628  }
629  }
630  return 0;
631 }
632 
633 static void radeon_ttm_tt_unpopulate(struct ttm_tt *ttm)
634 {
635  struct radeon_device *rdev;
636  struct radeon_ttm_tt *gtt = (void *)ttm;
637  unsigned i;
638  bool slave = !!(ttm->page_flags & TTM_PAGE_FLAG_SG);
639 
640  if (slave)
641  return;
642 
643  rdev = radeon_get_rdev(ttm->bdev);
644 #if __OS_HAS_AGP
645  if (rdev->flags & RADEON_IS_AGP) {
646  ttm_agp_tt_unpopulate(ttm);
647  return;
648  }
649 #endif
650 
651 #ifdef CONFIG_SWIOTLB
652  if (swiotlb_nr_tbl()) {
653  ttm_dma_unpopulate(&gtt->ttm, rdev->dev);
654  return;
655  }
656 #endif
657 
658  for (i = 0; i < ttm->num_pages; i++) {
659  if (gtt->ttm.dma_address[i]) {
660  pci_unmap_page(rdev->pdev, gtt->ttm.dma_address[i],
662  }
663  }
664 
665  ttm_pool_unpopulate(ttm);
666 }
667 
668 static struct ttm_bo_driver radeon_bo_driver = {
669  .ttm_tt_create = &radeon_ttm_tt_create,
670  .ttm_tt_populate = &radeon_ttm_tt_populate,
671  .ttm_tt_unpopulate = &radeon_ttm_tt_unpopulate,
672  .invalidate_caches = &radeon_invalidate_caches,
673  .init_mem_type = &radeon_init_mem_type,
674  .evict_flags = &radeon_evict_flags,
675  .move = &radeon_bo_move,
676  .verify_access = &radeon_verify_access,
677  .sync_obj_signaled = &radeon_sync_obj_signaled,
678  .sync_obj_wait = &radeon_sync_obj_wait,
679  .sync_obj_flush = &radeon_sync_obj_flush,
680  .sync_obj_unref = &radeon_sync_obj_unref,
681  .sync_obj_ref = &radeon_sync_obj_ref,
682  .move_notify = &radeon_bo_move_notify,
683  .fault_reserve_notify = &radeon_bo_fault_reserve_notify,
684  .io_mem_reserve = &radeon_ttm_io_mem_reserve,
685  .io_mem_free = &radeon_ttm_io_mem_free,
686 };
687 
689 {
690  int r;
691 
692  r = radeon_ttm_global_init(rdev);
693  if (r) {
694  return r;
695  }
696  /* No others user of address space so set it to 0 */
697  r = ttm_bo_device_init(&rdev->mman.bdev,
698  rdev->mman.bo_global_ref.ref.object,
699  &radeon_bo_driver, DRM_FILE_PAGE_OFFSET,
700  rdev->need_dma32);
701  if (r) {
702  DRM_ERROR("failed initializing buffer object driver(%d).\n", r);
703  return r;
704  }
705  rdev->mman.initialized = true;
706  r = ttm_bo_init_mm(&rdev->mman.bdev, TTM_PL_VRAM,
707  rdev->mc.real_vram_size >> PAGE_SHIFT);
708  if (r) {
709  DRM_ERROR("Failed initializing VRAM heap.\n");
710  return r;
711  }
712  r = radeon_bo_create(rdev, 256 * 1024, PAGE_SIZE, true,
714  NULL, &rdev->stollen_vga_memory);
715  if (r) {
716  return r;
717  }
718  r = radeon_bo_reserve(rdev->stollen_vga_memory, false);
719  if (r)
720  return r;
722  radeon_bo_unreserve(rdev->stollen_vga_memory);
723  if (r) {
725  return r;
726  }
727  DRM_INFO("radeon: %uM of VRAM memory ready\n",
728  (unsigned)rdev->mc.real_vram_size / (1024 * 1024));
729  r = ttm_bo_init_mm(&rdev->mman.bdev, TTM_PL_TT,
730  rdev->mc.gtt_size >> PAGE_SHIFT);
731  if (r) {
732  DRM_ERROR("Failed initializing GTT heap.\n");
733  return r;
734  }
735  DRM_INFO("radeon: %uM of GTT memory ready.\n",
736  (unsigned)(rdev->mc.gtt_size / (1024 * 1024)));
737  rdev->mman.bdev.dev_mapping = rdev->ddev->dev_mapping;
738 
739  r = radeon_ttm_debugfs_init(rdev);
740  if (r) {
741  DRM_ERROR("Failed to init debugfs\n");
742  return r;
743  }
744  return 0;
745 }
746 
747 void radeon_ttm_fini(struct radeon_device *rdev)
748 {
749  int r;
750 
751  if (!rdev->mman.initialized)
752  return;
753  if (rdev->stollen_vga_memory) {
754  r = radeon_bo_reserve(rdev->stollen_vga_memory, false);
755  if (r == 0) {
757  radeon_bo_unreserve(rdev->stollen_vga_memory);
758  }
760  }
761  ttm_bo_clean_mm(&rdev->mman.bdev, TTM_PL_VRAM);
762  ttm_bo_clean_mm(&rdev->mman.bdev, TTM_PL_TT);
763  ttm_bo_device_release(&rdev->mman.bdev);
764  radeon_gart_fini(rdev);
765  radeon_ttm_global_fini(rdev);
766  rdev->mman.initialized = false;
767  DRM_INFO("radeon: ttm finalized\n");
768 }
769 
770 /* this should only be called at bootup or when userspace
771  * isn't running */
773 {
774  struct ttm_mem_type_manager *man;
775 
776  if (!rdev->mman.initialized)
777  return;
778 
779  man = &rdev->mman.bdev.man[TTM_PL_VRAM];
780  /* this just adjusts TTM size idea, which sets lpfn to the correct value */
781  man->size = size >> PAGE_SHIFT;
782 }
783 
784 static struct vm_operations_struct radeon_ttm_vm_ops;
785 static const struct vm_operations_struct *ttm_vm_ops = NULL;
786 
787 static int radeon_ttm_fault(struct vm_area_struct *vma, struct vm_fault *vmf)
788 {
789  struct ttm_buffer_object *bo;
790  struct radeon_device *rdev;
791  int r;
792 
793  bo = (struct ttm_buffer_object *)vma->vm_private_data;
794  if (bo == NULL) {
795  return VM_FAULT_NOPAGE;
796  }
797  rdev = radeon_get_rdev(bo->bdev);
798  down_read(&rdev->pm.mclk_lock);
799  r = ttm_vm_ops->fault(vma, vmf);
800  up_read(&rdev->pm.mclk_lock);
801  return r;
802 }
803 
804 int radeon_mmap(struct file *filp, struct vm_area_struct *vma)
805 {
806  struct drm_file *file_priv;
807  struct radeon_device *rdev;
808  int r;
809 
810  if (unlikely(vma->vm_pgoff < DRM_FILE_PAGE_OFFSET)) {
811  return drm_mmap(filp, vma);
812  }
813 
814  file_priv = filp->private_data;
815  rdev = file_priv->minor->dev->dev_private;
816  if (rdev == NULL) {
817  return -EINVAL;
818  }
819  r = ttm_bo_mmap(filp, vma, &rdev->mman.bdev);
820  if (unlikely(r != 0)) {
821  return r;
822  }
823  if (unlikely(ttm_vm_ops == NULL)) {
824  ttm_vm_ops = vma->vm_ops;
825  radeon_ttm_vm_ops = *ttm_vm_ops;
826  radeon_ttm_vm_ops.fault = &radeon_ttm_fault;
827  }
828  vma->vm_ops = &radeon_ttm_vm_ops;
829  return 0;
830 }
831 
832 
833 #define RADEON_DEBUGFS_MEM_TYPES 2
834 
835 #if defined(CONFIG_DEBUG_FS)
836 static int radeon_mm_dump_table(struct seq_file *m, void *data)
837 {
838  struct drm_info_node *node = (struct drm_info_node *)m->private;
839  struct drm_mm *mm = (struct drm_mm *)node->info_ent->data;
840  struct drm_device *dev = node->minor->dev;
841  struct radeon_device *rdev = dev->dev_private;
842  int ret;
843  struct ttm_bo_global *glob = rdev->mman.bdev.glob;
844 
845  spin_lock(&glob->lru_lock);
846  ret = drm_mm_dump_table(m, mm);
847  spin_unlock(&glob->lru_lock);
848  return ret;
849 }
850 #endif
851 
852 static int radeon_ttm_debugfs_init(struct radeon_device *rdev)
853 {
854 #if defined(CONFIG_DEBUG_FS)
855  static struct drm_info_list radeon_mem_types_list[RADEON_DEBUGFS_MEM_TYPES+2];
856  static char radeon_mem_types_names[RADEON_DEBUGFS_MEM_TYPES+2][32];
857  unsigned i;
858 
859  for (i = 0; i < RADEON_DEBUGFS_MEM_TYPES; i++) {
860  if (i == 0)
861  sprintf(radeon_mem_types_names[i], "radeon_vram_mm");
862  else
863  sprintf(radeon_mem_types_names[i], "radeon_gtt_mm");
864  radeon_mem_types_list[i].name = radeon_mem_types_names[i];
865  radeon_mem_types_list[i].show = &radeon_mm_dump_table;
866  radeon_mem_types_list[i].driver_features = 0;
867  if (i == 0)
868  radeon_mem_types_list[i].data = rdev->mman.bdev.man[TTM_PL_VRAM].priv;
869  else
870  radeon_mem_types_list[i].data = rdev->mman.bdev.man[TTM_PL_TT].priv;
871 
872  }
873  /* Add ttm page pool to debugfs */
874  sprintf(radeon_mem_types_names[i], "ttm_page_pool");
875  radeon_mem_types_list[i].name = radeon_mem_types_names[i];
876  radeon_mem_types_list[i].show = &ttm_page_alloc_debugfs;
877  radeon_mem_types_list[i].driver_features = 0;
878  radeon_mem_types_list[i++].data = NULL;
879 #ifdef CONFIG_SWIOTLB
880  if (swiotlb_nr_tbl()) {
881  sprintf(radeon_mem_types_names[i], "ttm_dma_page_pool");
882  radeon_mem_types_list[i].name = radeon_mem_types_names[i];
883  radeon_mem_types_list[i].show = &ttm_dma_page_alloc_debugfs;
884  radeon_mem_types_list[i].driver_features = 0;
885  radeon_mem_types_list[i++].data = NULL;
886  }
887 #endif
888  return radeon_debugfs_add_files(rdev, radeon_mem_types_list, i);
889 
890 #endif
891  return 0;
892 }