|
#define | DSS_SUBSYS_NAME "DISPC" |
|
#define | DISPC_SZ_REGS SZ_4K |
|
#define | DISPC_IRQ_MASK_ERROR |
|
#define | DISPC_MAX_NR_ISRS 8 |
|
#define | REG_GET(idx, start, end) FLD_GET(dispc_read_reg(idx), start, end) |
|
#define | REG_FLD_MOD(idx, val, start, end) dispc_write_reg(idx, FLD_MOD(dispc_read_reg(idx), val, start, end)) |
|
#define | DISPC_MAX_NR_FIFOS 5 |
|
#define | SR(reg) dispc.ctx[DISPC_##reg / sizeof(u32)] = dispc_read_reg(DISPC_##reg) |
|
#define | RR(reg) dispc_write_reg(DISPC_##reg, dispc.ctx[DISPC_##reg / sizeof(u32)]) |
|
#define | CVAL(x, y) (FLD_VAL(x, 26, 16) | FLD_VAL(y, 10, 0)) |
|
#define | DUMPREG(r) seq_printf(s, "%-50s %08x\n", #r, dispc_read_reg(r)) |
|
#define | DISPC_REG(i, name) name(i) |
|
#define | DUMPREG(i, r) |
|
#define | DISPC_REG(plane, name, i) name(plane, i) |
|
#define | DUMPREG(plane, name, i) |
|
|
int | dispc_runtime_get (void) |
|
void | dispc_runtime_put (void) |
|
u32 | dispc_mgr_get_vsync_irq (enum omap_channel channel) |
|
u32 | dispc_mgr_get_framedone_irq (enum omap_channel channel) |
|
u32 | dispc_wb_get_framedone_irq (void) |
|
bool | dispc_mgr_go_busy (enum omap_channel channel) |
|
void | dispc_mgr_go (enum omap_channel channel) |
|
bool | dispc_wb_go_busy (void) |
|
void | dispc_wb_go (void) |
|
void | dispc_ovl_set_channel_out (enum omap_plane plane, enum omap_channel channel) |
|
void | dispc_wb_set_channel_in (enum dss_writeback_channel channel) |
|
void | dispc_enable_gamma_table (bool enable) |
|
void | dispc_ovl_set_fifo_threshold (enum omap_plane plane, u32 low, u32 high) |
|
void | dispc_enable_fifomerge (bool enable) |
|
void | dispc_ovl_compute_fifo_thresholds (enum omap_plane plane, u32 *fifo_low, u32 *fifo_high, bool use_fifomerge, bool manual_update) |
|
int | dispc_ovl_setup (enum omap_plane plane, const struct omap_overlay_info *oi, bool replication, const struct omap_video_timings *mgr_timings, bool mem_to_mem) |
|
int | dispc_wb_setup (const struct omap_dss_writeback_info *wi, bool mem_to_mem, const struct omap_video_timings *mgr_timings) |
|
int | dispc_ovl_enable (enum omap_plane plane, bool enable) |
|
bool | dispc_mgr_is_enabled (enum omap_channel channel) |
|
void | dispc_mgr_enable (enum omap_channel channel, bool enable) |
|
void | dispc_wb_enable (bool enable) |
|
bool | dispc_wb_is_enabled (void) |
|
void | dispc_lcd_enable_signal_polarity (bool act_high) |
|
void | dispc_lcd_enable_signal (bool enable) |
|
void | dispc_pck_free_enable (bool enable) |
|
void | dispc_mgr_enable_fifohandcheck (enum omap_channel channel, bool enable) |
|
void | dispc_mgr_set_lcd_type_tft (enum omap_channel channel) |
|
void | dispc_set_loadmode (enum omap_dss_load_mode mode) |
|
void | dispc_mgr_setup (enum omap_channel channel, struct omap_overlay_manager_info *info) |
|
void | dispc_mgr_set_tft_data_lines (enum omap_channel channel, u8 data_lines) |
|
void | dispc_mgr_set_io_pad_mode (enum dss_io_pad_mode mode) |
|
void | dispc_mgr_enable_stallmode (enum omap_channel channel, bool enable) |
|
bool | dispc_mgr_timings_ok (enum omap_channel channel, const struct omap_video_timings *timings) |
|
void | dispc_mgr_set_timings (enum omap_channel channel, struct omap_video_timings *timings) |
|
unsigned long | dispc_fclk_rate (void) |
|
unsigned long | dispc_mgr_lclk_rate (enum omap_channel channel) |
|
unsigned long | dispc_mgr_pclk_rate (enum omap_channel channel) |
|
unsigned long | dispc_core_clk_rate (void) |
|
void | dispc_dump_clocks (struct seq_file *s) |
|
void | dispc_find_clk_divs (unsigned long req_pck, unsigned long fck, struct dispc_clock_info *cinfo) |
|
int | dispc_calc_clock_rates (unsigned long dispc_fclk_rate, struct dispc_clock_info *cinfo) |
|
void | dispc_mgr_set_clock_div (enum omap_channel channel, struct dispc_clock_info *cinfo) |
|
int | dispc_mgr_get_clock_div (enum omap_channel channel, struct dispc_clock_info *cinfo) |
|
int | omap_dispc_register_isr (omap_dispc_isr_t isr, void *arg, u32 mask) |
|
| EXPORT_SYMBOL (omap_dispc_register_isr) |
|
int | omap_dispc_unregister_isr (omap_dispc_isr_t isr, void *arg, u32 mask) |
|
| EXPORT_SYMBOL (omap_dispc_unregister_isr) |
|
int | omap_dispc_wait_for_irq_timeout (u32 irqmask, unsigned long timeout) |
|
int | omap_dispc_wait_for_irq_interruptible_timeout (u32 irqmask, unsigned long timeout) |
|
void | dispc_enable_sidle (void) |
|
void | dispc_disable_sidle (void) |
|
int __init | dispc_init_platform_driver (void) |
|
void __exit | dispc_uninit_platform_driver (void) |
|