Linux Kernel  3.7.1
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Macros Groups Pages
sw.c
Go to the documentation of this file.
1 /******************************************************************************
2  *
3  * Copyright(c) 2009-2012 Realtek Corporation.
4  *
5  * This program is free software; you can redistribute it and/or modify it
6  * under the terms of version 2 of the GNU General Public License as
7  * published by the Free Software Foundation.
8  *
9  * This program is distributed in the hope that it will be useful, but WITHOUT
10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11  * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12  * more details.
13  *
14  * You should have received a copy of the GNU General Public License along with
15  * this program; if not, write to the Free Software Foundation, Inc.,
16  * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
17  *
18  * The full GNU General Public License is included in this distribution in the
19  * file called LICENSE.
20  *
21  * Contact Information:
22  * wlanfae <[email protected]>
23  * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
24  * Hsinchu 300, Taiwan.
25  *
26  * Larry Finger <[email protected]>
27  *
28  *****************************************************************************/
29 
30 #include "../wifi.h"
31 #include "../core.h"
32 #include "../base.h"
33 #include "../pci.h"
34 #include "reg.h"
35 #include "def.h"
36 #include "phy.h"
37 #include "dm.h"
38 #include "fw.h"
39 #include "hw.h"
40 #include "sw.h"
41 #include "trx.h"
42 #include "led.h"
43 
44 #include <linux/module.h>
45 
46 static void rtl92s_init_aspm_vars(struct ieee80211_hw *hw)
47 {
48  struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
49 
50  /*close ASPM for AMD defaultly */
51  rtlpci->const_amdpci_aspm = 0;
52 
53  /*
54  * ASPM PS mode.
55  * 0 - Disable ASPM,
56  * 1 - Enable ASPM without Clock Req,
57  * 2 - Enable ASPM with Clock Req,
58  * 3 - Alwyas Enable ASPM with Clock Req,
59  * 4 - Always Enable ASPM without Clock Req.
60  * set defult to RTL8192CE:3 RTL8192E:2
61  * */
62  rtlpci->const_pci_aspm = 2;
63 
64  /*Setting for PCI-E device */
65  rtlpci->const_devicepci_aspm_setting = 0x03;
66 
67  /*Setting for PCI-E bridge */
68  rtlpci->const_hostpci_aspm_setting = 0x02;
69 
70  /*
71  * In Hw/Sw Radio Off situation.
72  * 0 - Default,
73  * 1 - From ASPM setting without low Mac Pwr,
74  * 2 - From ASPM setting with low Mac Pwr,
75  * 3 - Bus D3
76  * set default to RTL8192CE:0 RTL8192SE:2
77  */
78  rtlpci->const_hwsw_rfoff_d3 = 2;
79 
80  /*
81  * This setting works for those device with
82  * backdoor ASPM setting such as EPHY setting.
83  * 0 - Not support ASPM,
84  * 1 - Support ASPM,
85  * 2 - According to chipset.
86  */
87  rtlpci->const_support_pciaspm = 2;
88 }
89 
90 static void rtl92se_fw_cb(const struct firmware *firmware, void *context)
91 {
92  struct ieee80211_hw *hw = context;
93  struct rtl_pci_priv *pcipriv = rtl_pcipriv(hw);
94  struct rtl_priv *rtlpriv = rtl_priv(hw);
95  struct rtl_pci *rtlpci = rtl_pcidev(pcipriv);
96  struct rt_firmware *pfirmware = NULL;
97  int err;
98 
99  RT_TRACE(rtlpriv, COMP_ERR, DBG_LOUD,
100  "Firmware callback routine entered!\n");
102  if (!firmware) {
103  pr_err("Firmware %s not available\n", rtlpriv->cfg->fw_name);
104  rtlpriv->max_fw_size = 0;
105  return;
106  }
107  if (firmware->size > rtlpriv->max_fw_size) {
108  RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
109  "Firmware is too big!\n");
110  rtlpriv->max_fw_size = 0;
111  release_firmware(firmware);
112  return;
113  }
114  pfirmware = (struct rt_firmware *)rtlpriv->rtlhal.pfirmware;
115  memcpy(pfirmware->sz_fw_tmpbuffer, firmware->data, firmware->size);
116  pfirmware->sz_fw_tmpbufferlen = firmware->size;
117  release_firmware(firmware);
118 
119  err = ieee80211_register_hw(hw);
120  if (err) {
121  RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
122  "Can't register mac80211 hw\n");
123  return;
124  } else {
125  rtlpriv->mac80211.mac80211_registered = 1;
126  }
127  rtlpci->irq_alloc = 1;
129 
130  /*init rfkill */
131  rtl_init_rfkill(hw);
132 }
133 
134 static int rtl92s_init_sw_vars(struct ieee80211_hw *hw)
135 {
136  struct rtl_priv *rtlpriv = rtl_priv(hw);
137  struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
138  int err = 0;
139  u16 earlyrxthreshold = 7;
140 
141  rtlpriv->dm.dm_initialgain_enable = true;
142  rtlpriv->dm.dm_flag = 0;
143  rtlpriv->dm.disable_framebursting = false;
144  rtlpriv->dm.thermalvalue = 0;
145  rtlpriv->dm.useramask = true;
146 
147  /* compatible 5G band 91se just 2.4G band & smsp */
148  rtlpriv->rtlhal.current_bandtype = BAND_ON_2_4G;
149  rtlpriv->rtlhal.bandset = BAND_ON_2_4G;
150  rtlpriv->rtlhal.macphymode = SINGLEMAC_SINGLEPHY;
151 
152  rtlpci->transmit_config = 0;
153 
154  rtlpci->receive_config =
155  RCR_APPFCS |
156  RCR_APWRMGT |
157  /*RCR_ADD3 |*/
158  RCR_AMF |
159  RCR_ADF |
160  RCR_APP_MIC |
161  RCR_APP_ICV |
162  RCR_AICV |
163  /* Accept ICV error, CRC32 Error */
164  RCR_ACRC32 |
165  RCR_AB |
166  /* Accept Broadcast, Multicast */
167  RCR_AM |
168  /* Accept Physical match */
169  RCR_APM |
170  /* Accept Destination Address packets */
171  /*RCR_AAP |*/
173  /* Accept PHY status */
175  (earlyrxthreshold << RCR_FIFO_OFFSET);
176 
177  rtlpci->irq_mask[0] = (u32)
178  (IMR_ROK |
179  IMR_VODOK |
180  IMR_VIDOK |
181  IMR_BEDOK |
182  IMR_BKDOK |
183  IMR_HCCADOK |
184  IMR_MGNTDOK |
185  IMR_COMDOK |
186  IMR_HIGHDOK |
187  IMR_BDOK |
188  IMR_RXCMDOK |
189  /*IMR_TIMEOUT0 |*/
190  IMR_RDU |
191  IMR_RXFOVW |
192  IMR_BCNINT
193  /*| IMR_TXFOVW*/
194  /*| IMR_TBDOK |
195  IMR_TBDER*/);
196 
197  rtlpci->irq_mask[1] = (u32) 0;
198 
199  rtlpci->shortretry_limit = 0x30;
200  rtlpci->longretry_limit = 0x30;
201 
202  rtlpci->first_init = true;
203 
204  /* for debug level */
205  rtlpriv->dbg.global_debuglevel = rtlpriv->cfg->mod_params->debug;
206  /* for LPS & IPS */
207  rtlpriv->psc.inactiveps = rtlpriv->cfg->mod_params->inactiveps;
208  rtlpriv->psc.swctrl_lps = rtlpriv->cfg->mod_params->swctrl_lps;
209  rtlpriv->psc.fwctrl_lps = rtlpriv->cfg->mod_params->fwctrl_lps;
210  if (!rtlpriv->psc.inactiveps)
211  pr_info("Power Save off (module option)\n");
212  if (!rtlpriv->psc.fwctrl_lps)
213  pr_info("FW Power Save off (module option)\n");
214  rtlpriv->psc.reg_fwctrl_lps = 3;
215  rtlpriv->psc.reg_max_lps_awakeintvl = 5;
216  /* for ASPM, you can close aspm through
217  * set const_support_pciaspm = 0 */
218  rtl92s_init_aspm_vars(hw);
219 
220  if (rtlpriv->psc.reg_fwctrl_lps == 1)
221  rtlpriv->psc.fwctrl_psmode = FW_PS_MIN_MODE;
222  else if (rtlpriv->psc.reg_fwctrl_lps == 2)
223  rtlpriv->psc.fwctrl_psmode = FW_PS_MAX_MODE;
224  else if (rtlpriv->psc.reg_fwctrl_lps == 3)
225  rtlpriv->psc.fwctrl_psmode = FW_PS_DTIM_MODE;
226 
227  /* for firmware buf */
228  rtlpriv->rtlhal.pfirmware = vzalloc(sizeof(struct rt_firmware));
229  if (!rtlpriv->rtlhal.pfirmware)
230  return 1;
231 
233 
234  pr_info("Driver for Realtek RTL8192SE/RTL8191SE\n"
235  "Loading firmware %s\n", rtlpriv->cfg->fw_name);
236  /* request fw */
237  err = request_firmware_nowait(THIS_MODULE, 1, rtlpriv->cfg->fw_name,
238  rtlpriv->io.dev, GFP_KERNEL, hw,
239  rtl92se_fw_cb);
240  if (err) {
241  RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
242  "Failed to request firmware!\n");
243  return 1;
244  }
245 
246  return err;
247 }
248 
249 static void rtl92s_deinit_sw_vars(struct ieee80211_hw *hw)
250 {
251  struct rtl_priv *rtlpriv = rtl_priv(hw);
252 
253  if (rtlpriv->rtlhal.pfirmware) {
254  vfree(rtlpriv->rtlhal.pfirmware);
255  rtlpriv->rtlhal.pfirmware = NULL;
256  }
257 }
258 
259 static struct rtl_hal_ops rtl8192se_hal_ops = {
260  .init_sw_vars = rtl92s_init_sw_vars,
261  .deinit_sw_vars = rtl92s_deinit_sw_vars,
262  .read_eeprom_info = rtl92se_read_eeprom_info,
263  .interrupt_recognized = rtl92se_interrupt_recognized,
264  .hw_init = rtl92se_hw_init,
265  .hw_disable = rtl92se_card_disable,
266  .hw_suspend = rtl92se_suspend,
267  .hw_resume = rtl92se_resume,
268  .enable_interrupt = rtl92se_enable_interrupt,
269  .disable_interrupt = rtl92se_disable_interrupt,
270  .set_network_type = rtl92se_set_network_type,
271  .set_chk_bssid = rtl92se_set_check_bssid,
272  .set_qos = rtl92se_set_qos,
274  .set_bcn_intv = rtl92se_set_beacon_interval,
275  .update_interrupt_mask = rtl92se_update_interrupt_mask,
276  .get_hw_reg = rtl92se_get_hw_reg,
277  .set_hw_reg = rtl92se_set_hw_reg,
278  .update_rate_tbl = rtl92se_update_hal_rate_tbl,
279  .fill_tx_desc = rtl92se_tx_fill_desc,
280  .fill_tx_cmddesc = rtl92se_tx_fill_cmddesc,
281  .query_rx_desc = rtl92se_rx_query_desc,
282  .set_channel_access = rtl92se_update_channel_access_setting,
283  .radio_onoff_checking = rtl92se_gpio_radio_on_off_checking,
284  .set_bw_mode = rtl92s_phy_set_bw_mode,
285  .switch_channel = rtl92s_phy_sw_chnl,
286  .dm_watchdog = rtl92s_dm_watchdog,
287  .scan_operation_backup = rtl92s_phy_scan_operation_backup,
288  .set_rf_power_state = rtl92s_phy_set_rf_power_state,
289  .led_control = rtl92se_led_control,
290  .set_desc = rtl92se_set_desc,
291  .get_desc = rtl92se_get_desc,
292  .tx_polling = rtl92se_tx_polling,
293  .enable_hw_sec = rtl92se_enable_hw_security_config,
294  .set_key = rtl92se_set_key,
295  .init_sw_leds = rtl92se_init_sw_leds,
296  .get_bbreg = rtl92s_phy_query_bb_reg,
297  .set_bbreg = rtl92s_phy_set_bb_reg,
298  .get_rfreg = rtl92s_phy_query_rf_reg,
299  .set_rfreg = rtl92s_phy_set_rf_reg,
300 };
301 
302 static struct rtl_mod_params rtl92se_mod_params = {
303  .sw_crypto = false,
304  .inactiveps = true,
305  .swctrl_lps = true,
306  .fwctrl_lps = false,
307  .debug = DBG_EMERG,
308 };
309 
310 /* Because memory R/W bursting will cause system hang/crash
311  * for 92se, so we don't read back after every write action */
312 static struct rtl_hal_cfg rtl92se_hal_cfg = {
313  .bar_id = 1,
314  .write_readback = false,
315  .name = "rtl92s_pci",
316  .fw_name = "rtlwifi/rtl8192sefw.bin",
317  .ops = &rtl8192se_hal_ops,
318  .mod_params = &rtl92se_mod_params,
319 
321  .maps[SYS_FUNC_EN] = REG_SYS_FUNC_EN,
322  .maps[SYS_CLK] = SYS_CLKR,
323  .maps[MAC_RCR_AM] = RCR_AM,
324  .maps[MAC_RCR_AB] = RCR_AB,
325  .maps[MAC_RCR_ACRC32] = RCR_ACRC32,
326  .maps[MAC_RCR_ACF] = RCR_ACF,
327  .maps[MAC_RCR_AAP] = RCR_AAP,
328 
329  .maps[EFUSE_TEST] = REG_EFUSE_TEST,
330  .maps[EFUSE_CTRL] = REG_EFUSE_CTRL,
331  .maps[EFUSE_CLK] = REG_EFUSE_CLK,
333  .maps[EFUSE_PWC_EV12V] = 0, /* nouse for 8192se */
334  .maps[EFUSE_FEN_ELDR] = 0, /* nouse for 8192se */
335  .maps[EFUSE_LOADER_CLK_EN] = 0,/* nouse for 8192se */
336  .maps[EFUSE_ANA8M] = EFUSE_ANA8M,
341 
342  .maps[RWCAM] = REG_RWCAM,
343  .maps[WCAMI] = REG_WCAMI,
344  .maps[RCAMO] = REG_RCAMO,
345  .maps[CAMDBG] = REG_CAMDBG,
346  .maps[SECR] = REG_SECR,
347  .maps[SEC_CAM_NONE] = CAM_NONE,
348  .maps[SEC_CAM_WEP40] = CAM_WEP40,
349  .maps[SEC_CAM_TKIP] = CAM_TKIP,
350  .maps[SEC_CAM_AES] = CAM_AES,
351  .maps[SEC_CAM_WEP104] = CAM_WEP104,
352 
359  .maps[RTL_IMR_BCNDOK8] = IMR_BCNDOK8,
360  .maps[RTL_IMR_BCNDOK7] = IMR_BCNDOK7,
361  .maps[RTL_IMR_BCNDOK6] = IMR_BCNDOK6,
362  .maps[RTL_IMR_BCNDOK5] = IMR_BCNDOK5,
363  .maps[RTL_IMR_BCNDOK4] = IMR_BCNDOK4,
364  .maps[RTL_IMR_BCNDOK3] = IMR_BCNDOK3,
365  .maps[RTL_IMR_BCNDOK2] = IMR_BCNDOK2,
366  .maps[RTL_IMR_BCNDOK1] = IMR_BCNDOK1,
369 
370  .maps[RTL_IMR_TXFOVW] = IMR_TXFOVW,
372  .maps[RTL_IMR_BcnInt] = IMR_BCNINT,
373  .maps[RTL_IMR_RXFOVW] = IMR_RXFOVW,
374  .maps[RTL_IMR_RDU] = IMR_RDU,
375  .maps[RTL_IMR_ATIMEND] = IMR_ATIMEND,
376  .maps[RTL_IMR_BDOK] = IMR_BDOK,
377  .maps[RTL_IMR_MGNTDOK] = IMR_MGNTDOK,
378  .maps[RTL_IMR_TBDER] = IMR_TBDER,
379  .maps[RTL_IMR_HIGHDOK] = IMR_HIGHDOK,
380  .maps[RTL_IMR_COMDOK] = IMR_COMDOK,
381  .maps[RTL_IMR_TBDOK] = IMR_TBDOK,
382  .maps[RTL_IMR_BKDOK] = IMR_BKDOK,
383  .maps[RTL_IMR_BEDOK] = IMR_BEDOK,
384  .maps[RTL_IMR_VIDOK] = IMR_VIDOK,
385  .maps[RTL_IMR_VODOK] = IMR_VODOK,
386  .maps[RTL_IMR_ROK] = IMR_ROK,
388 
401 
404 };
405 
406 static struct pci_device_id rtl92se_pci_ids[] __devinitdata = {
407  {RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8192, rtl92se_hal_cfg)},
408  {RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8171, rtl92se_hal_cfg)},
409  {RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8172, rtl92se_hal_cfg)},
410  {RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8173, rtl92se_hal_cfg)},
411  {RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8174, rtl92se_hal_cfg)},
412  {},
413 };
414 
415 MODULE_DEVICE_TABLE(pci, rtl92se_pci_ids);
416 
417 MODULE_AUTHOR("lizhaoming <[email protected]>");
418 MODULE_AUTHOR("Realtek WlanFAE <[email protected]>");
419 MODULE_AUTHOR("Larry Finger <[email protected]>");
420 MODULE_LICENSE("GPL");
421 MODULE_DESCRIPTION("Realtek 8192S/8191S 802.11n PCI wireless");
422 MODULE_FIRMWARE("rtlwifi/rtl8192sefw.bin");
423 
424 module_param_named(swenc, rtl92se_mod_params.sw_crypto, bool, 0444);
425 module_param_named(debug, rtl92se_mod_params.debug, int, 0444);
426 module_param_named(ips, rtl92se_mod_params.inactiveps, bool, 0444);
427 module_param_named(swlps, rtl92se_mod_params.swctrl_lps, bool, 0444);
428 module_param_named(fwlps, rtl92se_mod_params.fwctrl_lps, bool, 0444);
429 MODULE_PARM_DESC(swenc, "Set to 1 for software crypto (default 0)\n");
430 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
431 MODULE_PARM_DESC(swlps, "Set to 1 to use SW control power save (default 0)\n");
432 MODULE_PARM_DESC(fwlps, "Set to 1 to use FW control power save (default 1)\n");
433 MODULE_PARM_DESC(debug, "Set debug level (0-5) (default 0)");
434 
435 static const struct dev_pm_ops rtlwifi_pm_ops = {
436  .suspend = rtl_pci_suspend,
437  .resume = rtl_pci_resume,
438  .freeze = rtl_pci_suspend,
439  .thaw = rtl_pci_resume,
440  .poweroff = rtl_pci_suspend,
441  .restore = rtl_pci_resume,
442 };
443 
444 static struct pci_driver rtl92se_driver = {
445  .name = KBUILD_MODNAME,
446  .id_table = rtl92se_pci_ids,
447  .probe = rtl_pci_probe,
448  .remove = rtl_pci_disconnect,
449  .driver.pm = &rtlwifi_pm_ops,
450 };
451 
452 module_pci_driver(rtl92se_driver);